FPGA | XC4010XL | XS40 | Foundation Series

Step 5: Select design entry method, or go back to previous step:

Schematic

-- Graphical method to place and connect components

Verilog

-- Hardware description language (HDL) approach

Page last updated December 21, 1999. Feedback goes to Ed.Doering@Rose-Hulman.Edu.