

Rose-Hulman Institute of Technology Electrical and Computer Engineering


EC 332 - Exam 1

Thursday, December 19th, 2002

CLOSED BOOK. Work each problem in the space provided on its sheet. Be sure the work you present is clear so I can understand what you have done. You may use one 3" by 5" card of notes. No other aids, animate or inanimate, are permitted. Please do your own work.

Problem 1 [25 points] - The code below is to be run on the pipelined datapath shown below. Assume the datapath has hardware support for forwarding and the branch operation is performed in the Decode stage. Also, a register can be

written and read during the same clock cycle.



Show the state of the datapath for the following code sequence when the first add instruction is in the WB stage by filling the slots below with the values for the indicated lines. If you do not know the value of the signal, use the notation \$X to indicate the contents of register X and M(\$X) to indicate the contents of memory location X. Assume the "zero" input to all MUXs is the upper input. Be sure to write the instruction above each stage.

PC						C	1 20
A00h		li	\$1,8	3 pts.	A	ACIBh	/4018 h
A004h		li	\$2,5		B	٥	546
A008h		li	\$3,1 1 6	-1 14	C	\$2=9	
A00Ch	Loop:	add	\$2, \$3, \$1	holya met	D	Regurite =	
A010h		sw	\$3, 10(\$2)	Julioc May	E	\$2:9	
A014h		lw	\$4, 10(\$2)	Showing	F	\$3 =1	
A018h		sub	\$1, \$4, \$3			10(#2)	
A01Ch		Bne	\$3, \$0, Loop			2	

Problem 2 [25 points] - Suppose each stage of a pipeline takes the following times:

IF	ID	EX	MEM	WB
1ns	1ns	1ns	3ns	lns

a. How often can a new instruction be fetched in this pipeline?

3115

A design team decides to split the MEM stage into two stages. The times for the new pipeline are:

IF	ID	EX	MEM1	MEM2	WB
1ns	1ns	lns	1.5ns	1.5ns	1ns

b. How often can an instruction be fetched in this new pipeline?

1.515

new

c. Assume the pipeline above has data forwarding from both MEM and WB stages to the EX stage, but does not stall for data hazards. Therefore, you must insert nop instructions explicitly into your code so that the loop executes correctly on the new pipeline. Also assume that there is no forwarding to the ID stage. (To save space, you may designate multiple nops with "nop N" notation, where N is an integer)

d. For what is the 40000040 input to the MUX to the left of the IF/ID pipeline register used on the datapath on page 1?

exceptions



Problem 3 [25 points] - Short Answer.

EC 332, 12/19/02, page 3


Describe how a Combined Predictor works. It used 2 predictors and notes which one is works begt It uses the best predictor.

- Counts P1c-P2c -P1 PC
- b) Why does a Combined Predictor get better performance than non-combined predictors? It can brick uses the best of the non-rombined predictors
- a good idea? Explain. No. There is only I delay stot, so the extra hardware wen't help.

c) Given the pipelined MIPS implementation, a friend suggest adding dynamic branch prediction to speed things up. Is this

- d) Acording to Keith Diefendorff in PC Processor Microarchitecture, what is the biggest performance obstacle? Why?
 - Memory Speed.
- e) For gshare, which of these stores only the global history? GR
 - Ь. PC
 - GR⊕PC c.
 - d. Counts table
- f) For gshare, which of these stores the local history, but not the global?
 - GR PC GR⊕PC
 - Counts table

Problem 4 [25 points] - The figure below shows three different forwarding paths labeled A, B, and C.



- a. On the datapath on page 1, highlight the hardware and the signal lines that are used for the forwarding path A.
- b. What is necessary for forwarding path C to work?

c. Below is some control logic for handling the forwarding. Give a code sequence that will satisfy the forward logic below and cause the data to be forwarded to the first input of the ALU.

If (MEM/WB.Regwrite

and (MEM/WB.RegisterRd ≠ 0)

and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRs)

and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) forwardA = 01

add (1) \$1, \$1 add 81, x, x sub (37, 5) \$1 sub \$1, x, x add (1), \$1, \$1 add x, \$1, x

d. In the forwarding control logic above, why is the line "and (EX/MEM.RegisterRd \neq ID/EX.RegisterRs)" needed?

So this add \$1, 1.x will work right in sub is forwarded, sub \$1, 4,4 will work right in sub is forwarded, add \$1, \$1, w