Key

ECE 333
Winter 2003-2004
Exam #1

This exam is closed-notes and closed-book. You may use your brain and a writing instrument.

"To the best of my knowledge and on my honor as a student and as a professional, I attest that I have not acted in any way that could be considered academic misconduct (e.g., cheating) either in the preparation for or in the taking of this exam."

Signature: Key

Name: Key

Point allocation:

20 pts total

1. Your friend has observed that the largest source of noise in the PWM DAC is the rippling growth and decay that occurs at the output filter. This ripple has the same frequency as the PWM-frequency with the growth occurring during the high portion of the output and the decay occurring during the low portion of the output. She has hypothesized that she can decrease this noise by rearranging the PWM signal into a signal that alternates high and low, but with the same overall duty-cycle. She has designed an improved PWM-DAC to test this theory. Having absolutely no digital ability (she didn't think that "digital systems" was an important class), she has turned to you for help in testing her theory.

Below is a schematic for the PWM designed in lab #3:



In the above schematic, clkM is the input master clock, DEV1 is the 4-bit counter, the LS85 chip is the comparator (with PWM output A>B) and a hex keyboard is used as the digital input. A switch is used to reset the counter's state.

Complete the following timing diagram for the above PWM circuit. Use hexadecimal values for busses (In and Cnt). In3 and Cnt3 are the MSBs.



← 2 pts

← 3 pts

Now consider your friend's circuit:



Here, a 4-bit adder, a 4-bit register (DEV2), and an 8-bit adder are used together to form the PWM output. As before, complete the following timing diagram for the above circuit:



35 pts Total

2. Write the Verilog code for your *so-called* friend's circuit (a blank sheet is provided on the following page). Since there are three blocks in the circuit, you should have three distinct sub-circuits in your code. However, you should feel free to optimize these sub-circuits with your buff Verilog skills.



```
module whackyPWM( In, clk, Cnt, PWM );
  input clk;
  input [3:0] In;
  output [3:0] Cnt;
  output PWM;
  wire PWM;
  wire [3:0] CIN;
  Reg [3:0] CNT;
wire reg [7:0] temp;

assign Cin = Cnt + 4'b0111; // first adder
always @ (posedge clk)      // count register
    Cnt <= Cin;
// Last adder
assign temp = {4'b0000, In} + {4'b1111, ~Cnt} + 1;
assign PWM = ~temp[7];

(could also be: PWM = In >= Cnt;)

(these can also be in always blocks
   w/ reg vs. wire)

endmodule
```

bus notation — 3 pts

declare inputs — 2 pts

declare outputs — 2 pts

correct characterizations — 5 pts

correct implementation of adder — 5 pts

use of posedge — 3pts

correct register implementation — 5 pts

correct operator — 3 pts

correct comparator — 5 pts

*components must be modularized into 3+ separate blocks — 5 pts

45 pts total

3. You are shown the following simulation output from a Verilog module (next page). The module is supposed to function as a 4:1 multiplexer. It has inputs **d**, **c**, **b**, and **a**, select **[1:0] S**, and output **out**. When **S = 0**, **out** is supposed to be **a**. When **S = 1**, **out** is supposed to be **b**. etc.

You don't have access to the Verilog for the module, nor the test-bench code, but you still need to evaluate the quality of this module (you think it may have been written by a certain ex-friend of yours). Annotate the following timing diagram and decide whether or not you should send this module back to the designer. Explain your decision below.

comment on annotation
10 pts

The timing diagram seems to indicate that the module is working correctly. For each selected output, S, out seems to follow the appropriate input (a, b, c, d).

10 pts
Notice insufficiency of test bench and comment

However, the test bench is not sufficient for testing this multiplexer. The code for the MUX is attached, and it is clear that the design is flawed: it is not dependent on d!
In the test bench, c changes at the same time d changes, so it is never clear what input causes the output. In general, too many inputs are changing simultaneously.

The module should be sent back because the TEST is insufficient.

Waveform 1 - SimVision



possible driven outs:

a	b	c	d	a	b	c	d	a	b	c	d	a	b	c	d
(b,c)	(a)		(c)	(c)		(b)	(b,c)			(a)	(c)	(b)	(a)	(a,b)	(a,b,c)

broke diagram down into regions/zones

labeled relevant input values in {a,b,c,d}

connected value in S to specified input

labeled output

established connection between inputs & outputs

5 pts each

```
module badmux( a, b, c, d, S, out );

input a, b, c, d;
input [1:0] S;
output out;

reg out;

always @ ( a or b or d or S )
   case( S )
      0: out <= a;
      1: out <= b;
      default: out <= c;
   endcase

endmodule
```