



Operational Amplifier Frequency Response and Closed-Loop Stability

A real (open-loop) op amp is generally composed of three stages: a moderate-gain differential amplifier stage with high input resistance, a high-gain voltage preamplifier stage, and a unity-gain emitter-follower output stage with low output resistance. Each of these stages has an output resistance and also a ("parasitic", or unwanted) capacitive load. Thus each stage contributes significant voltage or current gain to the overall op amp operation, but also an (unwanted) first-order LPF RC filter section! Thus the voltage gain of a real op amp is NOT independent of frequency, as assumed in our ideal op amp model, but instead the voltage gain of a real op amp decreases with frequency.


The block diagram of a typical three-stage op amp is



This circuit may be simplified by finding each of the Thevenin equivalent circuits seen "looking out from" the terminals of each capacitor, as shown below:



Earlier in this course we have shown that the simple first-order RC lowpass filter section




has the following transfer function:

$$A_v(jf) = \frac{V_o(jf)}{V_i(jf)} = \frac{1}{\frac{1}{(j \cdot 2 \cdot \pi \cdot f \cdot C)} + R} = \frac{1}{1 + j \cdot 2 \cdot \pi \cdot f \cdot R \cdot C} = \frac{1}{1 + \frac{jf}{f_{\text{break}}}}$$

$$\text{where } f_{\text{break}} = \frac{1}{2 \cdot \pi \cdot R \cdot C}$$

Recall that we have found that its magnitude and phase Bode plots are



Because the 3-stage op amp consists of a cascade of three first-order LPF sections (with voltage gains in between), its transfer curve must be given by

$$A_v(jf) = \frac{V_o(jf)}{V_{\text{plus}}(jf) - V_{\text{minus}}(jf)} = \frac{G_1 \cdot G_2 \cdot 1}{\left(1 + \frac{j \cdot f}{f_1}\right) \cdot \left(1 + \frac{j \cdot f}{f_2}\right) \cdot \left(1 + \frac{j \cdot f}{f_3}\right)}$$


where the three break frequencies are

$$f_1 = \frac{1}{2 \cdot \pi \cdot R_{th1} \cdot C_1} \quad f_2 = \frac{1}{2 \cdot \pi \cdot R_{th2} \cdot C_2} \quad f_3 = \frac{1}{2 \cdot \pi \cdot R_{th3} \cdot C_3}$$


Typically, it is found that f_1 is the smallest, and f_3 is the largest, so the magnitude and phase of the (uncompensated) op amp's transfer function, $|A_v(jf)|$ and $\angle A_v(jf)$, may be plotted as the dotted curves shown below:

Phase and Magnitude Bode Plots for a typical 3-Stage Op Amp

(the uncompensated case is shown by dashed lines and the compensated case is shown by the solid lines.)



If this (uncompensated) op amp is connected in either the *inverting* or the *non-inverting* amplifier configuration, then the gain around the feedback loop (called the "loop gain" $A_{V_{LOOP}}$), may be found using Linear Superposition by setting the external input voltage, $v_{in}(t)$, to zero. This makes the two op amp amplifier configurations identical, as can be seen in the figure below.



The loop gain $A_{V_{LOOP}}$ is defined by breaking the feedback loop anywhere, say at terminals a - a', and inserting a test voltage source, $v_{i_{TEST}}$, between the input terminal and ground and measuring the voltage gain around the broken feedback loop. From the figure above, we see that

$$A_{V_{LOOP}}(jf) = \frac{v_o}{v_{i_{TEST}}} = \frac{-R_I}{R_I + R_F} \cdot A_v(jf) = -\beta \cdot A_v(jf)$$

Where $\beta = R_I / (R_I + R_F)$ is the voltage gain of the external feedback network that is formed by the resistive voltage divider consisting of resistors R_I and R_F , and it is less than unity. β is often referred to as the "return gain". The minus sign must be used to account for the fact that the output is multiplied by β and then fed back into the op amp through its inverting (-) input.

The concept of loop voltage gain is important from a stability standpoint in any "closed-loop" feedback system, because it indicates whether there are any frequencies at which the system will oscillate, which is clearly an undesirable condition in an amplifier!

There are two "Barkhausen conditions" that must simultaneously be satisfied if a feedback system is going to oscillate at a given frequency "f":


1. The magnitude of the voltage gain around the loop at frequency "f" must have a magnitude which is equal to or greater than unity. This will allow any sinusoidal noise component at frequency "f" in the circuit (all frequencies are present in the startup transient pulse, as the circuit is first powered up) to become larger and larger as it propagates around the feedback loop and thus small noise sinusoid can build up into a large, sustainable oscillation at frequency "f".

$$|A_{V_{LOOP}}(jf)| \geq 1$$

2. The phase angle of the voltage gain around the loop at frequency "f" must be an integral multiple of 360 degrees (or 2π radians), so that the (sinusoidal) noise that travels around the feedback loop at frequency "f" arrives back at the input in phase with the sinusoidal noise that is already there, so constructive interference will occur and therefore allow oscillations at frequency "f" to build up.

$$\angle A_{V_{LOOP}}(jf) = n \cdot 2 \cdot \pi$$

Let us consider the standard non-inverting op amp negative-feedback amplifier configuration shown below. (Analysis of the inverting op amp amplifier configuration would proceed in similar fashion and lead to nearly identical results.) The closed-loop voltage gain $A_{VCL} = v_o/v_i$ may be found by writing v_o in terms of the feedback ("return") gain β as shown:



$$v_o = A_v \cdot (v_{\text{plus}} - v_{\text{minus}}) = A_v \cdot (v_i - \beta \cdot v_o) \quad \text{where} \quad \beta = \frac{R_{in}}{R_{in} + R_F}$$

Thus
$$v_o \cdot (1 + A_v \cdot \beta) = v_i \cdot A_v \quad (\beta = \text{"return gain"})$$

Therefore
$$A_{VCL} = \frac{v_o}{v_i} = \frac{A_v}{1 + \beta \cdot A_v}$$

For $\beta \cdot A_v \gg 1$,
$$A_{VCL} = \frac{1}{\beta} \quad (\text{Approximately})$$

Dividing both sides of the inequality above by the return gain, β

$$\text{For } A_v \gg \frac{1}{\beta} = A_{VCL}$$

Thus as long as the open-loop gain A_v is sufficiently greater than $1/\beta = (R_{in} + R_F) / R_{in}$, which is the closed-loop gain that the op amp has been "strapped for", the actual voltage gain of circuit is fairly accurately predicted by the ideal op amp formula $A_v = (R_{in} + R_F) / R_{in}$. (Perhaps a good rule of thumb is to require A_v to be at least 2 times greater than A_{VCL} .) Note that the closed-loop gain depends mainly on the feedback resistors R_{in} and R_F and NOT very much on the open-loop gain A_v ! This is fortunate, since the feedback resistors R_{in} and R_F can be made much more stable (over time, temperature, power supply variations, etc.) than can the open-loop gain of the op amp, A_v !

Also note from the result above that for $\beta \cdot A_v \gg 1$

$$A_{VCL} = \frac{A_v}{1 + \beta \cdot A_v} = \frac{A_v}{\beta \cdot A_v} = \frac{\text{Open_Loop_Gain}}{|\text{Loop_Gain}|} = \frac{A_v}{|A_{VLOOP}|}$$

Thus
$$|A_v| = |A_{VCL}| \cdot |A_{VLOOP}|$$

When these voltage gains are expressed in dB (as on a Bode Plot)

$$20 \cdot \log(|A_v|) = 20 \cdot \log(|A_{v_{CL}}| \cdot |A_{v_{LOOP}}|) = 20 \cdot \log(|A_{v_{CL}}|) + 20 \cdot \log(|A_{v_{LOOP}}|)$$

$$A_{v_{dB}} = A_{v_{CLdB}} + A_{v_{LOOPdB}}$$

Note from the Bode plot of the uncompensated op amp shown above that if the op amp is strapped for a closed-loop voltage gain of 20 dB (or a gain of 10, with $R_i = 1 \text{ k}\Omega$ and $R_i = 9 \text{ k}\Omega$), then at a frequency well below the first break frequency f_1 , the closed-loop gain is 20 dB, and the loop gain is 60 dB. However, at the second break frequency, f_2 , the closed-loop gain is still 20 dB, but now the loop gain has fallen to only 20 dB. As we go to higher frequencies, we eventually arrive at frequency f_x where the 20 dB horizontal line (representing the desired closed-loop gain) is intercepted by the descending open-loop gain line. At this frequency (f_x) the amplifier no longer exhibits a 20 dB closed-loop voltage gain, since the loop gain has fallen to 0 dB (unity gain), and therefore this intercept frequency " f_x " approximately represents the high frequency limit of this 20 dB amplifier.

However there is a BIG problem with this circuit, because strapping this uncompensated amplifier for a closed-loop voltage gain that is too low (such as 20 dB) makes it oscillate, and thus become unstable! This circuit will break into undesired oscillations at the frequency " f_y " (see the phase plot).

This is because the open-loop gain phase plot ($\angle A_v$) passes through -180 degrees at the frequency f_y . Therefore, at this same frequency f_y , the phase of the loop gain ($\angle A_{v_{LOOP}}$) must be $-180 + (-180) = -360$ degrees, since passing through the (-) input of the op amp automatically adds another -180 degrees to the phase of the signal. Furthermore, at this frequency f_y , we can see that the magnitude of the loop gain is still $\gg 1$. Therefore, the two Barkhausen criteria are satisfied at frequency f_y , and undesired oscillations will therefore develop at this frequency!

But now let us consider strapping the amplifier for a higher closed-loop gain. Say, 40 dB. From the horizontal "40 dB" dotted line on the figure above, we see that the useable bandwidth has been reduced from " f_y " to " f_2 ", but now the loop gain is WELL BELOW unity at frequency " f_y ", where the phase of the open-loop gain of the op amp reaches the "possible oscillation value" of 180 degrees. In fact, because frequency f_2 corresponds to the second break frequency of the op amp, the phase shift at this frequency, which is the frequency where the loop gain ($A_{v_{LOOP}}$) of the op amp is unity, is only approximately -135 degrees, and thus we are operating with a phase shift at unity gain that is a comfortable $180 - 135 = 45$ degrees away from the problem value of 180 degrees! Thus when we strap this uncompensated op amp for a gain of 40 dB, the uncompensated op amp will be stable, with a "phase margin" of 45 degrees. It is always a good idea to operate an amplifier with a suitable phase margin to ensure that subsequent changes in component values due to aging, power supply variation, temperature change, etc. do not allow the circuit to become unstable at a later time.

The op amp may be "compensated" to make it unconditionally stable, no matter what closed-loop gain it is strapped for. Let us consider the worst-case possible feedback situation from the standpoint of stability considerations, which is when the amplifier is strapped for a closed-loop voltage gain of unity (as in the non-inverting unity-gain voltage follower configuration). Under this condition, the loop gain $|A_{V_LOOP}|$ will be as high as possible, and in fact it is equal to the closed-loop gain magnitude $|A_V|$. Assuming that a 45 degree phase margin is desired, we look at the loop gain of the uncompensated op amp at frequency f_2 , and we see it is 40 dB instead of being equal to or less than unity as desired!)

This problem is solved by adding a compensation capacitor between the output node of the differential amplifier stage of the op amp, in parallel with the parasitic capacitance C_1 that lowers break frequency f_1 down to f_{1_new} , where f_{1_new} is chosen so that the 20 dB/decade slope in the open-loop voltage gain $|A_V(jf)|$ reaches unity gain at the second break frequency f_2 . Thus at break frequency f_2 , where the phase has only fallen to -135 degrees, and is thus 45 degrees away from problem frequency "fy" where the phase is -180 degrees, the loop gain has already fallen to unity. Thus there is NO CHANCE of oscillation, no matter what closed-loop gain the amplifier is strapped for since at the 180 degree phase shift frequency, the voltage gain magnitude has to be considerably less than unity. Unfortunately, unconditional stability is bought at the high price of drastically reduced bandwidth of the op amp. Most modern medium-bandwidth op amps are internally compensated, such as the 741 and the TL-072. However, in order to attain wider operating bandwidth, some "high frequency" op amps (such as the TLE2037) are left uncompensated, allowing the user to operate them at higher closed-loop voltage gains, providing that the user adds the appropriate compensating capacitor based upon the closed-loop gain they are strapping the op amp for so that they can operate their amplifier in its stable region with a suitable phase margin.

Note that if the compensated op amp is strapped for a unity closed-loop voltage gain, its useable bandwidth (upper frequency limit) is approximately " f_2 ". Therefore, the second break frequency " f_2 " is called the "unity gain bandwidth" of the op amp, and this value is specified as an op amp parameter in the data sheet of an op amp. Furthermore, since the slope of the open-loop gain $|A_V(jf)|$ is approximately -20 dB/decade throughout its useable frequency range, if we strap the amplifier for a closed-loop voltage gain of 10 (20 dB), the bandwidth decreases by 20 dB (a factor of 10) to $0.1 \cdot f_2$. If we strap it for a closed-loop voltage gain of 100, then the bandwidth (BW) decreases another 20 dB (factor of 10) to $0.01 \cdot f_2$. Clearly the product of the closed-loop gain and the useable bandwidth of the resulting amplifier must approximately equal f_2 , the unity gain bandwidth.

$$A_{V_CL} \cdot BW = f_2 = \text{Unity_Gain_BW} = \text{Gain_Bandwidth_Product}$$

For this reason, the "unity gain bandwidth" parameter of an op amp is also called its "gain-bandwidth product". The published gain-bandwidth product for an LM741 amplifier is 1 MHz, the TL-072 (available from our instrument room) is 3 MHz, and the TLE2037 has a gain-bandwidth product of 85 MHz!

To find this value more precisely, we may construct its transfer function:

$$A_v(f) = \frac{10^5}{\left(1 + j \cdot \frac{f}{10^5}\right) \cdot \left(1 + j \cdot \frac{f}{10^6}\right) \cdot \left(1 + j \cdot \frac{f}{10^7}\right)}$$

$$\text{Angle_}A_v(f) := -\text{atan}\left(\frac{f}{10^5}\right) - \text{atan}\left(\frac{f}{10^6}\right) - \text{atan}\left(\frac{f}{10^7}\right)$$

Setting this expression equal to -135 degrees $= -3\pi/4$ radians, and solving for f

$$f = 1.000 \cdot \text{MHz}$$

At this frequency, the magnitude of the open loop gain is

$$\text{Mag_}A_v(f) := \frac{(10^5)}{\left[1 + \left(\frac{f}{10^5}\right)^2\right]^{\frac{1}{2}} \cdot \left[1 + \left(\frac{f}{10^6}\right)^2\right]^{\frac{1}{2}} \cdot \left[1 + \left(\frac{f}{10^7}\right)^2\right]^{\frac{1}{2}}}$$

At the -135 degree frequency, 1.00 MHz, the magnitude of the open-loop voltage gain is

$$\text{Mag_}A_v(1 \cdot 10^6) = 7.001 \times 10^3$$

In decibels,

$$\text{Mag_}A_v_{\text{dB}} := 20 \cdot \log(7 \cdot 10^3) \quad \text{Mag_}A_v_{\text{dB}} = 76.902 \times 10^0$$

Thus the true results a quite close to the graphically predicted results.

If strapped for a gain that is considerably less than 77 dB, the amplifier will oscillate at the frequency where the phase shift passes through -180 degrees, this is found by setting the above expression for the phase angle of $A_v(jf)$ to $-\pi$ radians:

$$-\pi = -\text{atan}\left[\frac{f}{(1.0 \times 10^5)}\right] - \text{atan}\left(\frac{f}{1.0 \times 10^6}\right) - \text{atan}\left(\frac{f}{1.0 \times 10^7}\right)$$

$$f := 3.331 \cdot \text{MHz}$$

Ex #3. To make the op amp *unconditionally stable*, no matter what closed-loop voltage gain it is strapped for, we consider the worst-case situation where the closed loop gain is unity, so the open loop gain is the same as the loop gain. We desire to increase capacitance C_1 such that the first break frequency f_1 is lowered so that the magnitude of the open-loop voltage gain at the -135 degree phase shift frequency (f_2) is unity.

To calculate this value, replace f_1 by $f_{1\text{new}}$ in the open-loop gain magnitude expression above. Then, evaluate it at $f = f_2 = 10^6$ Hz. Finally, set this expression equal to unity and solve for the resulting value of $f_{1\text{new}}$.

$$1 = \frac{(10^5)}{\left[1 + \left(\frac{10^6}{f_{1\text{new}}}\right)^2\right]^{\frac{1}{2}} \cdot \left[1 + \left(\frac{10^6}{10^6}\right)^2\right]^{\frac{1}{2}} \cdot \left[1 + \left(\frac{10^6}{10^7}\right)^2\right]^{\frac{1}{2}}}$$


$$f_{1\text{new}} := 14.21 \cdot \text{Hz}$$

If R_{th1} is 10 k Ω , then the value of C_1 required to lower the first break frequency to $f_{1\text{new}} = 14.21$ Hz is

$$C_1 := \frac{1}{2 \cdot \pi \cdot 10 \cdot \text{k}\Omega \cdot 14.21 \cdot \text{Hz}} \quad C_1 = 1.12 \times 10^{-6} \text{ F}$$

This is a very large value of capacitance, which would be fairly expensive, and would take up a lot of space on a circuit board.

In order to dramatically reduce the size of the compensating capacitor, the concept of "Miller capacitance multiplication" is used. Instead of connecting the compensating capacitor between the output node of the differential amplifier stage and ground (where the original parasitic capacitance C_1 is located), the compensation capacitor is placed across the output and input terminals of the preamplifier stage exhibiting finite voltage gain "-A" as shown in the diagram below:



The voltage across the compensating capacitor, $v_c(t)$, is

$$v_c(t) = \frac{1}{C_{\text{comp}}} \cdot \int_{-\infty}^t i_1 dt$$

But the voltage across the capacitor $v_c(t)$ may be expressed in terms of $v_i(t)$ since voltage $v_i(t)$ appears on the left terminal of C_{comp} and voltage $A v_i(t)$ appears on the right terminal of the capacitor.

$$v_c(t) = v_i(t) - (-A \cdot v_i(t)) = (1 + A) \cdot v_i(t)$$

Thus

$$(1 + A) \cdot v_i(t) = \frac{1}{C_{\text{comp}}} \cdot \int_{-\infty}^t i_1 dt$$

$$v_i(t) = \frac{1}{(1 + A)C_{\text{comp}}} \cdot \int_{-\infty}^t i_1 dt = \frac{1}{C_{\text{Miller}}} \cdot \int_{-\infty}^t i_1 dt$$

Thus looking between the input terminal of the amplifier and ground we have an equivalent capacitance (Miller capacitance) $C_{\text{Miller}} = (1+A) \cdot C_{\text{comp}}$.

Assuming that the second stage of the op amp (the inverting voltage preamplifier stage) has a voltage gain of $-A = -5000$, then for $C_{\text{Miller}} = 1.12 \mu\text{F}$, we require

$$C_{\text{comp}} = \frac{C_{\text{Miller}}}{1 + A}$$


$$C_{\text{comp}} := \frac{1.12 \cdot \mu\text{F}}{1 + 5000} \quad C_{\text{comp}} = 223.955 \times 10^{-12} \text{F}$$

Thus C_{comp} need only be 224 pF, which does not take up much space on the circuit board, nor costs very much!


Op Amp Slew Rate "S_R" Specification

We define the slew rate of an OP AMP as the maximum possible rate of change of the OP AMP's output voltage:

$$S_R = \left(\frac{d}{dt} v_o(t) \right)_{\text{Max}}$$



The slew rate of an OP AMP is limited because its output current sourcing/sinking capability is "current-limited" to |I_{out}| < I_{max}. (For example, for a 741 OP AMP, I_{max} is limited to 5 mA. For a 411 OP AMP, I_{max} is limited to 20 mA.)



As the OP AMP's input changes abruptly, the OP AMP's output voltage can only change as fast as its output capacitance (C_L) can be charged, which is limited to I_{max} Coulombs per second. This maximum rate of change if v_o(t) is called the OP AMP's slew rate, where

$$I_{\text{MAX}} = C_L \cdot \frac{d}{dt} v_o(t)$$

Thus

$$S_R = \left(\frac{d}{dt} v_o(t) \right)_{\text{Max}} = \frac{I_{\text{MAX}}}{C_L}$$


A typical slew rate is 0.6 V/μs for a 741 OP AMP and 15 V/μs for a 411 OP AMP.

Full Power Frequency Response

While the "small-signal" frequency response of an OP AMP circuit is limited by OP AMP's bandwidth (BW), the "large-signal" response is often limited even further by the slew rate specification of the OP AMP.

Consider a sinusoidal OP AMP output voltage given by

$$v_o(t) = V_{OR} \cdot \sin(2 \cdot \pi \cdot f_p \cdot t)$$



Where "V_{OR}" is the maximum rated output voltage, which is usually the full allowable output voltage "swing" usually about 10 V.

And where "f_p" is the "full-power response" break frequency, above which v_o(t) is no longer able change fast enough to remain sinusoidal.

Maximum Rate of change = $V_{OR} \cdot 2\pi f_p$

Taking the derivative of the above expression for v_o(t) w.r.t. time yields:

$$\frac{d}{dt} v_o(t) = V_{OR} \cdot 2 \cdot \pi \cdot f_p \cdot \cos(2 \cdot \pi \cdot f_p \cdot t)$$

Note that $V_{OR} \cdot 2 \cdot \pi \cdot f_p$ is the maximum value of $d v_o(t) / dt$


Thus,
$$S_R = \left(\frac{d}{dt} v_o(t) \right)_{Max} = V_{OR} \cdot 2 \cdot \pi \cdot f_p$$


Thus
$$f_p = \frac{S_R}{2 \cdot \pi \cdot V_{OR}}$$

OP AMP Offset Voltage Nulling

Due to mismatches in the transistors in the differential pair at input of OP AMP, I_{EE} does not divide equally even when $V_{plus} = V_{minus}$. Thus the output voltage of the differential amplifier, V_o , might differ from zero by as much as 3 mV. As the differential pair changes temperature, there may be an offset voltage drift on the order of $0.1 \mu V/\text{degree C}$.

In applications where such an offset voltage is undesired, an offset voltage nulling pot may be added to the circuit, as shown below. It allows mismatches in the transistors to be evened out, so that I_{EE} divides equally between the two transistors when $V_{plus} = V_{minus}$.






OUTPUT IMPEDANCE OF OPERATIONAL AMPLIFIER CIRCUITS WITH NEGATIVE FEEDBACK

To find the output impedance of an OP AMP circuit, we employ linear superposition by reducing the input voltage (V_i) to zero. Then both the inverting and non-inverting OP AMP circuit configurations become the same, as shown in the circuit below. Next we connect a voltage source (V_x) between the circuit's output terminal and ground, and then we determine the current (I_x) that flows through source V_x into the output terminal. Then the equivalent output resistance of the circuit, R_{out} , is given by

$$R_{out} = \left. \frac{V_x}{I_x} \right|_{V_i = 0} \quad (1)$$

Circuit used to Calculate Output Impedance of OP AMP with Negative Feedback



Notes: by setting $V_i = 0 \Rightarrow V_{th} = 0$
 Analysis holds for both the inverting and non-inverting OP AMP configurations.

Using KCL at the output node,

$$I_x = I_o + I_f \quad (2)$$

But I_o can be calculated in terms of V_x :

$$I_o = \frac{V_x - A \cdot (V_{plus} - V_{minus})}{R_o} \quad (3)$$

Where $V_{plus} = 0$ (This pin is grounded)

And
$$V_{minus} = \frac{R_i}{R_i + R_f} \cdot V_x$$

Making these substitutions, (3) becomes

$$I_o = \frac{V_x - A \cdot \left(0 - \frac{R_i}{R_i + R_f} \cdot V_x \right)}{R_o} \quad (4)$$

Simplifying (4) yields

$$I_o = V_x \cdot \frac{(R_i + R_f + A \cdot R_i)}{((R_i + R_f) \cdot R_o)} \quad (5)$$

If can be calculated from V_x ,

$$I_f = \frac{V_x}{R_f + R_i} \quad (6)$$

Substituting (5) and (6) into (2) yields

$$I_x = V_x \frac{(R_i + R_f + A \cdot R_i + R_o)}{(R_i + R_f) \cdot R_o} \quad (7)$$

The OP AMP circuit's output impedance is

$$R_{out} = \frac{V_x}{I_x} = \frac{R_o}{1 + \frac{1}{(R_i + R_f)} \cdot A \cdot R_i + \frac{R_o}{(R_i + R_f)}}$$

Let the voltage division ratio of the external negative feedback resistor network be defined as the "return ratio" β

$$\beta = \frac{R_i}{R_i + R_f} \quad \text{Then} \quad R_{out} = \frac{R_o}{1 + A \cdot \beta + \frac{R_o}{R_i + R_f}} \quad (8)$$

Assuming that R_o is much less than $(R_i + R_f)$, (8) simplifies to

$$R_{out} = \frac{R_o}{1 + A \cdot \beta} \quad (9)$$


Thus the output resistance of the op amp strapped with negative feedback is EVEN LOWER THAN the output resistance of the open-loop OP AMP (R_o), which is already quite low! The output resistance of the overall circuit is approximately R_o divided by the magnitude of the loop gain, $A\beta$ (for large loop gains).

As an example, consider an inverting amplifier made with an op amp whose output resistance $R_o = 25$ ohms, open loop gain $A = 10^5$, and strapped for a gain of 100 ($\beta = 0.01$). Then

$$R_{out} = \frac{25}{1 + 0.01 \cdot 10^5} \quad R_{out} \approx 0.025 \text{ Ohms}$$

But remember that the op amp is current limited to about 25 mA!

BUT REMEMBER THAT THE OP AMP IS INTERNALLY CURRENT-LIMITED TO ABOUT + OR - 25 MA, THEREFORE SMALL LOAD RESISTANCES (LESS THAN ABOUT 10V/25MA = 400 Ω CANNOT BE DRIVEN)



Input Impedance of Non-inverting OP AMP Configuration (Voltage Follower with Gain)


While the inverting op-amp amplifier circuit has an input impedance that is approximately equal to the value of input resistor R_i (since virtual ground exists on the other side of R_i), the input resistance of the non-inverting configuration is not so obvious.

Because the (+) input connects to virtual ground through the internal differential input resistance of the op amp, R_d , it might appear that the input resistance of this configuration is R_d . However, it will be shown below that the actual input resistance is much greater than this, due to the fact that the voltage across R_d is amplified and fed back to the (-) input.

As shown below, imagine that a voltage source (V_x) is applied between the input terminal and ground, and the current through this source is I_x , then the input resistance of the amplifying circuit is

$$R_{in} = \frac{V_x}{I_x} \quad (10)$$

CIRCUIT USED TO FIND THE INPUT IMPEDANCE OF A NON-INVERTING OP AMP AMPLIFIER CIRCUIT



I_x can be calculated in terms of V_x and V_{minus} :

$$I_x = \frac{V_x - V_{\text{minus}}}{R_d} \quad (11)$$

If we assume that I_{minus} is negligible compared to I_f , then $I_f = I_x$, and we can use the voltage divider equation to find the approximate value of V_{minus} :

$$V_{\text{minus}} = \frac{R_i}{R_f + R_i} \cdot V_o \quad (12)$$

Furthermore, V_o can be found in terms of V_x ($= V_{\text{plus}}$) and V_{minus} .

$$V_o = A \cdot (V_{\text{plus}} - V_{\text{minus}}) = A \cdot (V_x - V_{\text{minus}}) \quad (13)$$

Substituting (13) into (12) yields

$$V_{\text{minus}} = \frac{R_i}{(R_f + R_i)} \cdot A \cdot (V_x - V_{\text{minus}}) \quad (14)$$

Solving (14) for V_{minus} yields

$$V_{\text{minus}} = V_x \cdot R_i \cdot \frac{A}{(R_f + R_i + R_i \cdot A)} = \frac{A \cdot \frac{R_i}{R_f + R_i} \cdot V_x}{1 + \frac{R_i}{R_f + R_i} \cdot A} \quad (15)$$

Using the definition of "RETURN RATIO", the voltage attenuation of the external resistive feedback network, β

$$V_{\text{minus}} = \frac{A \cdot \beta}{1 + \beta \cdot A} \cdot V_x \quad \text{Where} \quad \beta = \frac{R_i}{R_f + R_i} \quad (16)$$

Substituting this result into (11)

$$I_x = \frac{V_x - A \cdot \frac{\beta}{(1 + A \cdot \beta)} \cdot V_x}{R_d} \quad (17)$$

Thus, the desired result is

$$R_{\text{in}} = \frac{V_x}{I_x} = (1 + A \cdot \beta) \cdot R_d \quad (18)$$

The input resistance of the open-loop OP AMP (R_d), which is already quite large, is effectively multiplied by the magnitude of the loop gain, $A\beta$, (for large loop-gain magnitudes). It is not uncommon for R_d of an OP AMP to be 1 Megohm. Thus, for a follower strapped for a closed-loop voltage gain of 101 ($\beta = 0.01$) and an open loop gain $A = 10^5$, then

$$R_{\text{in}} = (1 + A \cdot \beta) \cdot R_d = (1 + 10^5 \cdot 0.01) \cdot 10^6$$

$$R_{\text{in}} = 1.01 \cdot 10^9 = 1 \text{ Gigohm!}$$

However, in a real circuit, the input resistance will most certainly be considerably lower than this, since the shunting resistance of the package and the circuit board insulation will be lower than 1 Gigohm!


POWER OPERATIONAL AMPLIFIERS

Recall that the typical OP AMP is current-limited to about + or - 25 mA. This implies that, even though the output resistance of an OP AMP amplifier circuit with negative feedback is very low, low load resistances still cannot be driven, due to the OP AMP's output current limiting circuitry, which protects the OP AMP from burning out, since large currents would require large quantities of heat to be dissipated inside the OP AMP.

This output current limitation can be overcome by adding an external complementary symmetry output current booster circuit, which is formed using two resistors, two diodes, and an npn and a pnp power transistor (both are mounted on "heatsinks"). The BJTs are both connected in an "emitter follower" configuration to drive even a relatively low-valued load resistance RL to the op amp output voltage.

This operation of this circuit is based upon the fact that the output voltage of an emitter follower stage follows the input voltage (minus the 0.7 V b-e junction drop), but it has a high input impedance (about $\beta \cdot RL$), and a low output impedance (about Rb/β) where β is the forward-current transfer ratio parameter of the transistor, with a typical value of 250.

First, we shall review the operation of the basic npn BJT emitter follower amplifier stage whose circuit and equivalent circuit model are shown below:



I. Analysis of BJT Emitter Follower Stage

Part 1. Finding the Output Voltage of an Emitter Follower, V_o

$$I_b = \frac{V_i - 0.7 - V_o}{R_i} \quad (1)$$

$$I_L = I_b(1 + \beta) \quad (2)$$

$$V_o = R_L \cdot I_L \quad (3)$$

Substituting (1) and (2) into (3) yields

$$V_o = R_L \cdot \frac{V_i - 0.7 - V_o}{R_i} \cdot (1 + \beta) \quad (4)$$

Solving (4) for V_o yields

$$V_o = R_L \cdot \frac{(V_i \cdot (\beta + 1)) - 0.7 \cdot (\beta + 1)}{(R_i + R_L \cdot (\beta + 1))} \quad (5)$$

As long as $R_i \ll R_L(\beta+1)$, which is usually true since β is large, R_i can be ignored, and then (5) dramatically reduces to

$$V_o = V_i - 0.7 \quad (6)$$

Thus the output voltage "follows" the input voltage (minus the 0.7 V b-e junction drop).


The ac voltage gain is 1, therefore what use is this circuit? The answer lies in its low output resistance, R_{in} , and high input resistance R_{out} .

b1

Part 2. Finding the Input Resistance of an Emitter Follower Stage

Because the input resistance R_{in} is an "ac" parameter defined as "the change in V_{in} divided by the change in i_b ", we must use the principle of superposition to construct the "ac small-signal" circuit model shown below, which requires that the 0.7 V dc source in the above circuit model to be reduced to zero. The lowercase symbols $i_b(t)$ and $v_o(t)$ represent only the time-varying "ac" components of the base current and output voltage, with the constant "dc" components of i_b and V_o ignored.

AC Small-Signal Model of Emitter Follower Ckt



Thus the input resistance is the ratio of the changing (ac) part of the input voltage V_i , v_i , to the changing (ac) part of the input current i_b , i_b .

$$R_{in} = \frac{v_i}{i_b} \tag{7}$$

Working as before, we see that

$$i_b = \frac{v_i - v_o}{R_i} \tag{8}$$

and

$$v_o = R_L \cdot i_b \cdot (\beta + 1) \tag{9}$$

Substituting (8) into (9) yields

$$v_o = R_L \cdot \frac{(v_i - v_o)}{R_i} \cdot (\beta + 1) \tag{10}$$

Solving for v_o yields

$$v_o = R_L \cdot v_i \cdot \frac{(\beta + 1)}{(R_i + R_L \cdot (\beta + 1))} \tag{11}$$

Substituting (11) into (8) yields

$$i_b = \frac{v_i - R_L \cdot v_i \cdot \frac{(\beta + 1)}{(R_i + R_L \cdot (\beta + 1))}}{R_i}$$

Solving for v_i ,

$$v_i = i_b \cdot (R_i + R_L \cdot (\beta + 1)) \tag{12}$$

Thus

$$R_{in} = \frac{v_i}{i_b} = R_i + R_L \cdot (\beta + 1) \tag{13}$$

If we make the same assumption as before, $R_i \ll R_L(\beta+1)$, we find that the input resistance of the emitter follower stage is approximately given by


$$R_{in} = R_L \cdot (\beta + 1) \tag{14}$$

Since β is large, this input impedance is usually very high.

Part 3. Finding the Output Resistance of an Emitter Follower Stage

To find the equivalent output resistance looking back from the output terminals where RL has been connected, we may set the input signal source vi to 0, and replace RL by a voltage source, vx that passes source current ix. This circuit is shown in the space below.

Circuit for Deriving the Equivalent Output Resistance of an Emitter-Follower Amplifier



Then the equivalent output resistance, Rout, is given by

$$R_{out} = \frac{v_x}{i_x} \tag{15}$$

KVL applied around the input loop =>

$$i_b = \frac{0 - v_x}{R_i} \tag{16}$$

KCL applied at the emitter node =>

$$i_x = -(\beta + 1) \cdot i_b \tag{17}$$

Substituting (16) into (17) yields


$$i_x = -(\beta + 1) \cdot \frac{0 - v_x}{R_i} \tag{18}$$

Thus
$$R_{out} = \frac{v_x}{i_x} = \frac{R_i}{\beta + 1} \tag{19}$$

Since beta is large, this output impedance is usually quite low.

II. Use of an npn Emitter Follower to Connect a Current-limited OP AMP to a High-current Load

The OP AMP in the circuit below is connected to an external npn emitter-follower output stage. This circuit contains a 0.7 V diode level-shifting circuit that uses a forward-biased diode to cancel out the BJT's 0.7 V b-e internal junction drop. Thus Vout = Vo, assuming that Vcc > Vo, and Vo is kept positive. If Vo goes negative, the npn BJT b-e junction becomes reverse biased, and the BJT enters "cut-off", where the controlled source BJT model no longer applies.



There are two considerations that influence the choice of bias resistor R. These are best illustrated by an example. Imagine that $R_L = 8 \text{ ohms}$, which must be driven to values between 0 and 10V. Then V_{cc} must be comfortably greater than the top end of this range, say $V_{cc} = 15 \text{ V}$. The power transistor has a β of 200. The OP AMP is current-limited to + or - 25 mA.

Consideration 1: Consider the case when the OP AMP is driven to the top end of its range,

$$V_o = 10 \text{ V} \quad R_L = 8 \text{ Ohms} \quad I_L = \frac{V_o}{R_L} \quad V_{cc} = 15 \text{ V}$$

$$\text{Then } V_b = V_o + 0.7 \quad V_b = 10.7 \text{ V}$$

And

$$I_r = \frac{V_{cc} - V_b}{R} > I_b = \frac{I_L}{(\beta + 1)} \quad \beta = 200$$

So that some residual current is available to flow through the diode to keep it forward biased, thus lopamp is very small.

$$R_{max} = \frac{(V_{cc} - \beta + V_{cc} - V_b - \beta - V_b)}{I_L}$$

$$R_{max} = 691.44 \text{ Ohms}$$

Consideration 2


When $V_o = 0V$, the current $I_b = 0$, and all of the current through I_r goes through the op amp. Since the op amp is current limited to 25 mA,

$$\frac{V_{cc} - 0.7}{R_{min}} = 0.025 \quad R_{min} = 572 \text{ Ohms}$$

Conclusion: Pick R = 620 ohms

III. The Complementary Symmetry Output Stage

The circuit above only operates for positive values of output voltage. In order to allow both positive and negative values of output voltage, the following "complementary symmetry" circuit (as shown in our textbook) may be used:



When $V_i > 0$, the npn BJT is forward active, and the pnp BJT is cut off. When $V_i < 0$, and pnp BJT is forward active, and the npn BJT is cut off.

NOTE: This entire circuit can be thought of as a power OP AMP, so if it were used in a non-inverting or inverting amplifying configuration, the feedback resistor would typically connect to the junction of the two BJT emitters, rather than the OP AMP output.

Example Power OP AMP

National Semiconductor

LM12 - 125W maximum power dissipation