

3.4 The Instrumentation Amplifier (3-op amp differential amplifier)


The 1-op amp differential amplifier that was just introduced does not exhibit very high input impedance ($R_{in} = R_3 + R_4$), so it tends to "load down" the available output signal voltage from a high impedance transducer.

In addition, we have just seen that the two R_i 's and the two R_f 's in the 1-op amp differential amplifier circuit must be *closely matched* in order to keep the common-mode gain low, so that the common-mode rejection ratio (CMRR) will be high, and the amplifier will be relatively insensitive to common-mode noise.

It is possible to perform "laser trimming" at the time of manufacture to make the two R_i 's and the two R_f 's well matched, but that fixes the differential gain of the amplifier. If we desire the gain of the differential amplifier to be adjustable after manufacture, or "field programmable", the user will have to vary the differential gain by varying the two R_i 's (or the two R_f 's), and it will be the user's responsibility to keep these two gain-setting resistors (the two R_i 's) well-matched, which is hard to do!

The 3-op amp differential amplifier (instrumentation amplifier) shown below solves both of these problems. It exhibits a very high input impedance and it permits the differential gain to be varied by changing just one resistor, instead of two matched resistors!

Instrumentation Amplifier Circuit



Consider the 2-op amp input stage on the left

(a) Differential Gain Calculation of 2-op amp input stage

Because negative feedback is clearly present, we may assume the two input op amps are in their linear amplifying region, and so we may use Rule #1 of the ideal op amp (virtual voltage rule) we may calculate the current downward through resistor R1

$$i = \frac{v_1 - v_2}{R_1}$$

By Rule #2 of the ideal op amp (zero input current rule), this current "i" must also flow through each of the R2 resistors, and thus

$$v_3 - v_4 = i(R_2 + R_1 + R_2) = \frac{v_1 - v_2}{R_1} \cdot (2 \cdot R_2 + R_1)$$

The differential voltage gain provided by this stage (which has both differential inputs AND differential outputs) is therefore given by

$$\frac{v_3 - v_4}{v_1 - v_2} = \frac{2 \cdot R_2 + R_1}{R_1}$$

(b) Common-mode Gain (let $V_{cm} = v_2 = v_1$)

$$i = \frac{V_{cm} - V_{cm}}{R_1} = 0$$

Therefore there is no voltage drop across R1 or either of the R2's, and

$$v_3 = v_4 = V_{cm}$$

Therefore the common-mode gain of this 2-op amp input stage is

$$A_{v_{cm}} = \frac{v_3}{V_{cm}} = \frac{v_4}{V_{cm}} = 1 \quad \text{CMRR} = \frac{A_{v_{diff}}}{A_{v_{cm}}} = A_{v_{diff}}$$

Note that the use of the 2-op amp input stage shown below is clearly superior to using two separate non-inverting voltage amplifier stages each with a voltage gain equal to $A_v = (2R_2 + R_1)/R_1$, since the common-mode signal would be amplified along with the differential mode signal, thereby increasing the overall common-mode gain of the overall 3-op amp instrumentation amplifier.

(c) Connecting the 2-op amp input stage to the 1-op amp differential amplifier stage

The overall differential voltage gain is the product of the differential gains of the input stage and the output stage

$$A_{v_{\text{diff_overall}}} = \left(\frac{2 \cdot R_2 + R_1}{R_1} \right) \cdot \left(\frac{R_F}{R_I} \right)$$

Note that the input impedance of the instrumentation amplifier is nearly infinite, and the differential voltage gain is adjustable by just one resistor, R_1 !


Likewise, the overall common-mode voltage gain is the product of the common-mode gains of the input and output stages

$$A_{v_{\text{cm_overall}}} = A_{v_{\text{cm_input_stage}}} \cdot A_{v_{\text{output_stage}}}$$

$$A_{v_{\text{cm_overall}}} = 1 \cdot A_{v_{\text{output_stage}}} \text{ (nearly zero, depending upon how well matched } R_I \text{ and } R_F \text{ are.)}$$

3.5 Op Amp used as Voltage Comparator (1-bit A/D Converter)


(a) An op amp operated open-loop (with an open-loop voltage gain of 10^6) will function as a voltage comparator, as shown below. It will deliver an output voltage $V_o = +13\text{ V}$ when $V_{in} > V_{ref} + 13/10^6$, and will deliver an output voltage that is $V_o = -13\text{ V}$ when $V_{in} < V_{ref} - 13/10^6$. There is only a very narrow window of input voltages in the vicinity of V_{ref} for which the output voltage will be in between $+13\text{ V}$ and -13 V .



If we desire to convert V_o into a digital logic voltage level that varies between 0 V and V_{CC} volts, that is more suitable as an input to a microcontroller or digital logic system, then we may connect the output of the operational amplifier to the input of a BJT inverter, as shown above. The resulting inverter's output voltage V_o' is about 0 V (V_{cesat}) when $V_o = 13\text{ V}$, and hence when $V_{in} > V_{ref}$; and $V_o' = V_{CC}$ (typically $V_{CC} = 5\text{ V}$) when $V_o = -13\text{ V}$, and hence when $V_{in} < V_{ref}$. Note that the sense of the voltage comparison has been inverted as well as level-shifted.

(b) Adding Hysteresis (Schmitt Trigger)

Consider the circuit below:



By linear superposition, the voltage at the (-) input of the op amp, V_j , is

$$V_j = V_i \cdot \left(\frac{R_1}{R_1 + R_1} \right) + V_{\text{Ref}} \cdot \left(\frac{R_1}{R_1 + R_1} \right) = \left(\frac{V_i + V_{\text{Ref}}}{2} \right)$$

The voltage at the (+) input of the op amp, V_R , is

$$V_R = V_o \cdot \frac{R_3}{R_2 + R_3}$$

Note that there can be two possible values of V_R , since V_o can either be +13 V or -13 V, depending upon whether V_j is less than or greater than V_R , respectively.

To find the input voltage when V_o changes (the comparator "flips") set $V_j = V_R$.

$$\frac{V_i + V_{\text{Ref}}}{2} = V_o \cdot \frac{R_3}{R_2 + R_3}$$

Let us assume that we are starting at a sufficiently low level of V_i so that V_j is below V_R and so $V_o = +13$ V. Then as V_i is allowed to rise, it eventually reaches the point $V_i = V_{tplus}$, where the comparator flips ($V_j = V_R$), and the output changes from +13 V to -13 V, as shown in the V_o vs. V_i voltage transfer curve above.

$$\frac{V_i + V_{Ref}}{2} = (13) \cdot \frac{R_3}{R_2 + R_3}$$

$$V_i = V_{tplus} = -V_{Ref} + 2(13) \cdot \frac{R_3}{R_2 + R_3}$$

Then as V_i is allowed to fall, V_o changes from -13 V back to +13 V at the input voltage value $V_i = V_{tminus}$, which is considerably lower than V_{tplus} . We may find the value of V_{tminus} by setting $V_R = V_j$.

$$\frac{V_i + V_{Ref}}{2} = (-13) \cdot \frac{R_3}{R_2 + R_3}$$




$$V_i = V_{tminus} = -V_{Ref} - 2 \cdot (13) \cdot \frac{R_3}{R_2 + R_3}$$

Note that if $R_3 = 0$, the op amp's (+) input is connected to ground, and there is no hysteresis. The comparator has a single transition point at $V_i = -V_{Ref}$.


Usefulness of Hysteresis

Consider an optical "car counting" application, where cars are counted as they drive past a light beam. As a car begins to block the light arriving at the phototransistor, the transistor leaves saturation and enters its active region, moving toward cutoff. Consequently, the voltage at the collector of the phototransistor, $v_i(t)$, begins to rise. Because the car does not break the light beam cleanly, and also due to other environmental factors such as 60 Hz interference, $v_i(t)$ does NOT rise cleanly, but instead there is noise superimposed on $v_i(t)$ as shown in the figure below.

"Car Counter" Application



Binary Counter Counts 4 cars instead of just one!






Hysteresis "cleans up" output so only one car is counted



If a comparator without hysteresis ($R_3 = 0$) is used to detect when $v_i(t)$ rises and falls past a certain threshold voltage ($-V_{Ref} = 2.5\text{ V}$), when $v_i(t)$ approaches this threshold, the noise will take $v_i(t)$ back and forth across the threshold, resulting in several quick unwanted transitions at the output of the comparator, $v_o(t)$, as shown in the figure below. In the example shown, four cars are counted (since the binary counter counts rising edge transitions) instead of the one car that should have been counted!

If a comparator with hysteresis ($R3 > 0$) is used to detect when $v_i(t)$ rises past the "rising threshold voltage" V_{tplus} and then later falls past the "falling threshold voltage" V_{tminus} , just one rising edge per car will occur at $v_o(t)$, providing that the peak-to-peak noise voltage amplitude remains less than the hysteresis voltage $(V_{tplus} - V_{tminus}) = 4(13)(R3/(R3+R2))$.

3.6 Precision Full-Wave 2-Op Amp Rectifier



Precision Full-wave Rectifier (No dead zone!)



For $v_i > 0$, D_2 and D_3 are ON. D_1 and D_4 are OFF.

Thus the non-inverting op amp "voltage follower" circuit at the top is connected to the output node (v_o) with voltage gain $v_o/v_i = (R_f + R_i)/R_i$, where $R_f = (1-x)R$ and $R_i = xR$. Therefore

$$\frac{v_o}{v_i} = \frac{(1-x) \cdot R + x \cdot R}{x \cdot R} = \frac{1}{x}$$


For $v_i < 0$, D1 and D4 conduct D2 and D3 are OFF.

Thus the inverting op amp circuit at the bottom is connected to the output node (v_o) with voltage gain $v_o/v_i = -R_f/R_i$, where $R_f = R$ and $R_i = xR$.

Thus

$$\frac{v_o}{v_i} = \frac{-R}{xR} = \frac{-1}{x}$$

Single Op-Amp Full-Wave Rectifier



If $V_i > 0$, then D1 is OFF, and the OP AMP is disconnected from the circuit

$$V_o = \frac{R_L}{R_i + R_f + R_L} \cdot V_i = \frac{3}{1 + 2 + 3} \cdot V_i = \frac{V_i}{2}$$

If $V_i < 0$, then D1 is ON, and the OP AMP is in inverting amplifier configuration

$$V_o = \frac{-R_f}{R_i} \cdot V_i = \frac{-1}{2} \cdot V_i$$

Disadvantages:

- Input resistance changes as v_i crosses zero.
- Output resistance changes as v_i crosses zero.
- This circuit cannot rectify high frequency sine waves because OP AMP is driven into saturation during positive half of input cycle and it takes time for the OP AMP to come out of saturation after v_i drops below zero.