

ATD CheckOut Via UBUG12

(Put test voltage on Pin AN7)

	mm	82	80	ADCTL2 ← #80	(Turn ON ATD Subsection)
	mm	83	08	ADACTL3 ← #08	(Select Single Conversion Seq)
	mm	84	07	ADACTL4 ← #07	(Select 10-bit conv, 2 CLK Sample Time, 1/16 ATD Clock Prescale)
	[mm	85	87	ADACTL5 ← #87	(Convert Ch 7)
(Next Conv.)		md	86	Read from ATDSTAT0	
				check to ensure <u>MSB = 1</u>	(SCF flag = 1) ⇒ Conv. done!
		md	90	Read result from <u>#90:#91</u>	(ATDAR0H:ATDAR0L)

SPI CheckOut Via UBUG12

(Assumed that the two 595s have been connected to MOSI, SCK, and RCLK)

					SCK	MOSI	RCLK	
					↓	↓	↓	
	mm	252	38	DDRM ← #38	(Make PM5, PM4, PM3 outputs)			
	mm	250	00	PTM ← #00	(Lower RCLK Pin)			
	mm	D8	5C	SPICR1 ← #5C	{ Enable SPI, make Master, Make SCK rise in middle of data bit time slots, disable SS1 so PM3 is general-purpose output (RCLK Pin) }			
	mm	DA	20	SPIBR ← #23				
					(1/2 MHz bit rate)			
(Next Conv.)		[md	DB	("Single" dummy read of SPISR (Status Register) to clear SPIF bit before sending data)				
		mm	DD	xx	SPIDR ← xx (Send <u>first</u> data byte)			
		md	DB	(Loop on SPISR <u>MSB</u> (SPIF Bit) until set indicating transmission is completed)				
		mm	DD	yy	SPIDR ← yy (Send <u>second</u> data byte)			
		md	DB	(Loop on SPISR <u>MSB</u> (SPIF Bit) until set)				
		mm	250	08	PTM ← #08 (Raise RCLK - <u>Only NOW</u> can shifted result be read at 74HC595 output pins!)			
		mm	250	00	PTM ← #00			
					(Lower RCLK.)			