




# (Text 5.1) NMOSFET Model


## 1. N-Channel Metal-Oxide Semiconductor Field Effect Transistor



Note that the NMOSFET is symmetrical, thus (S) and (D) are interchangeable. (D) is defined as the pin that is more positive than (S). Also, substrate (B) is usually connected to the source (S)



For  $V_{ds} \approx 0V$  &  $V_{gs} < V_{TN}$



Back-to-Back diodes in series  
 $\Rightarrow$  Cutoff NMOSFET

$\Rightarrow I_d = 0$

$V_{TN} \triangleq$  "Threshold Voltage"  
 (1V, 3V)

For  $V_{ds} \approx 0V$  &  $V_{gs} > V_{TN}$





Thin n-type conducting "inversion channel" opens up between (S) and (D) diffusions.  
 $\Rightarrow$  NMOSFET is ON!

Two regions of operation for MOSFET w/  $V_{GS} > V_{TN}$

MOSFET  
②

For  $V_{DS} \approx 0V$

MOSFET acts like a (linear) Resistance  $R_{DS(on)}$  that is controlled by  $V_{GS}$



For nonzero  $V_{DS}$ , the surface potential just under the gate oxide distributes itself linearly, as shown above.

For the conducting channel to extend all the way to the drain end, the  $G$ -to-surface potential,

$$V_{GS} - V_{DS} \geq V_{TN}$$


Under this condition, the NMOSFET operates in its "ohmic" mode, where the  $I_D$  vs.  $V_{DS}$  curve is approximately linear for small  $V_{DS}$ , as shown above. It can be shown:

$$I_D = K_N [ 2(V_{GS} - V_{TN}) \cdot V_{DS} - V_{DS}^2 ] \quad \left( \text{for } V_{GS} - V_{DS} > V_{TN} \right)$$

where  $K_N$  is the "Conduction Parameter" given by

$$K_N \triangleq \frac{\mu_n \epsilon_0 \epsilon_{ox} \left( \frac{W}{L} \right)}{2 t_{ox}}$$

Surface mobility  $\approx 600 \text{ cm}^2/\text{V}\cdot\text{s}$   
 $\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$   
 $\epsilon_{ox} = 3.9$   
 Channel width  $W$   
 Channel length  $L$   
 SiO<sub>2</sub> Oxide Thickness  $\approx 0.1 \mu\text{m}$   
 Typ. Value  $K_N = 100 \mu\text{A}/\text{V}^2$



B. Saturation Region

$$\text{For } V_{gs} - V_{ds} < V_{TN}$$


The conducting channel ends (is "pinched off") somewhere to the left of the drain diffusion, and the drain current no longer rises as  $V_{ds}$  is increased above the point where  $V_{gs} - V_{ds} = V_{TN} \Rightarrow V_{ds} = V_{gs} - V_{TN}$ .

Therefore  $I_{ds}$  can be found by replacing  $V_{ds}$  by  $V_{gs} - V_{TN}$  in the ohmic region equation

$$I_d = K_n \left[ 2(V_{gs} - V_{TN}) \underbrace{(V_{gs} - V_{TN})}_{V_{ds}} - \underbrace{(V_{gs} - V_{TN})^2}_{V_{ds}} \right]$$

$$I_d = K_n [V_{gs} - V_{TN}]^2$$

A secondary (not so important) effect of "channel length modulation" occurs as  $V_{ds}$  is increased well beyond  $V_{gs} - V_{TN}$  and the pinchoff point moves away from the drain toward the source. The channel length is shortened, making the current rise slightly, causing the "horizontal" part of the  $I_d$  vs.  $V_{ds}$  curve to slope slightly upward.



To account for this slight upward slope we define the "channel length modulation constant",  $\lambda$

For  $V_{gs} - V_{ds} < V_{TN}$

$$I_d = K_N (V_{gs} - V_{TN})^2 (1 + \lambda \cdot V_{ds})$$

Typical values of  $\lambda$   
( $0.005 < \lambda < 0.03$ )  $V^{-1}$

Note that this family of curves (each curve corresponds to a different  $V_{gs}$  value) must all pass through  $I_d = 0$  at the value of  $V_{ds}$  where

$$(1 + \lambda \cdot V_{ds}) = 0$$

$$\Rightarrow V_{ds} = -\frac{1}{\lambda} = -V_M$$

$V_M = 1/\lambda$  is analogous to the "Early Voltage" in a BJT.



Typically  $200V > V_M > 33.3V$

Often  $\lambda$  is assumed to be zero ( $V_M = \frac{1}{0} = \infty$ ) in a hand calculation.

C. Cutoff Region  $V_{gs} < V_{TN}$  NMOSFET is OFF, and  $I_d = 0$   
as mentioned on page ①,

## 2. AC Small-Signal Model of NMOSFET


Assume NMOSFET biased in "Saturation Mode"



Ignoring Channel Length Modulation

$$I_d = K_N (V_{gs} - V_{TN})^2 = K_N [V_{gs}^2 - 2V_{gs}V_{TN} + V_{TN}^2]$$

$$\therefore g_m = \left. \frac{dI_d}{dV_{gs}} \right|_Q = 2K_N [V_{gs} - V_{TN}] \Big|_Q = 2K_N [V_{gsQ} - V_{TN}]$$




$$\frac{1}{r_o} = \frac{I_{dQ}}{V_M + V_{dsQ}} \approx \frac{I_{dQ}}{V_M} = \lambda I_{dQ}$$

Annotations:  $V_M + V_{dsQ}$  (Several hundred volts),  $V_M$  (Several volts)

$$r_o = \frac{1}{\lambda I_{dQ}}$$

$$g_m = 2k_N [V_{gsQ} - V_{TN}]$$

### 3. NMOSFET DC Biasing Example



Given an NMOSFET with

$$k_N = 0.25 \frac{mA}{V^2} \text{ and } V_{TN} = 2V$$

We wish to bias the MOSFET with

$I_{dQ} = 1mA$  and  $V_{DD} = 15V$  such that we have equal voltage drops  $\frac{V_{DD}}{3} = 5V$  across  $R_D$ ,  $V_{ds}$  and  $R_{SR}$ .

Solution: Find required  $V_{gs}$ . Assume  $V_{ds} = 5V$  (as desired)

Assume  $(V_{gs} - 5V) < 2V \Rightarrow$  Saturation Mode, otherwise

NMOSFET will not amplify properly. We'll check this after  $V_{gs}$  is calculated.

$$I_D = K_N (V_{GS} - V_{TN})^2 \Rightarrow V_{GS} = \begin{cases} 4V \\ -0V \end{cases} \rightarrow \text{Reject 2nd solution, since } V_{GS} \text{ must be } > V_{TN}!$$

∴ NMOSFET is saturated since

$$V_{GS} - V_{DS} = 4 - 5 = -1V < V_{TN} \quad (2V)$$

We require a 5V drop across  $R_{SR} \Rightarrow V_{GG} = V_{GS} + 5V = 9V$

Thus we may choose  $R_{D2}$  to be any convenient value (preferably large), and then find  $R_{D1}$  from the voltage divider formula.

$$\text{Let } R_{D2} = 1M\Omega$$

$$V_{DD} \cdot \frac{R_{D2}}{R_{D1} + R_{D2}} = 9V \Rightarrow R_{D1} = 666.7k\Omega$$

$$R_{SR} = \frac{5V}{I_D} = \frac{5V}{1mA} = 5k\Omega$$


$$R_D = \frac{5V}{I_D} = \frac{5V}{1mA} = 5k\Omega$$

Role of  $R_{SR}$  in stabilizing Q-point w.r.t. changes in  $K_N$  and  $V_{TN}$ :


IF  $R_{SR}$  is not used ( $R_{SR} = 0$ ), then

$$V_{GS} = V_{GG} = V_{DD} \frac{R_{D2}}{R_{D2} + R_{D1}}$$

(since  $I_g = 0$ )



Then for two widely different NMOSFETs (different  $K_N$  and  $V_{TN}$  values), the vertical load line intersects at widely different  $I_D$  values, yielding a LARGE variation in dc bias Q-point!





Note:  $I_{D1Q}$  and  $I_{D2Q}$  are quite far apart!

Now if  $R_{SR}$  is present

$$V_{gg} = V_{gs} + I_D R_{SR}$$

Solving for  $I_D$

$$I_D = \frac{-1}{R_{SR}} \cdot V_{gs} + \frac{V_{gg}}{R_{SR}} \Rightarrow \left. \begin{array}{l} I_D \text{ intercept} = V_{gg}/R_{SR} \\ V_{gs} \text{ intercept} = V_{gg} \end{array} \right\}$$





Now  $I_{D2} \approx I_{D1}$  (much closer together!)

Note that the larger  $R_{SR}$  is made, the better the bias stabilization... but the dc bias Q-point will be adversely affected if  $R_{SR}$  is TOO LARGE!

4. NMOSFET Common-Source Amplifier

Circuit

AC Model - (Unloaded  $R_L \rightarrow \infty$ )

$$A_{v0} = \frac{v_o}{v_g} = \frac{-R_D \cdot g_m v_g}{v_g} = \boxed{-g_m R_D}$$

$$R_{in} = R_G$$

$$R_{out} = R_D$$

For the choice of bias point chosen above ( $I_{DQ} = 1\text{mA}$ ,  $V_{DSQ} = 5\text{V}$ )

$$R_{D1} = 666.7\text{ k}\Omega \quad R_{D2} = 1\text{M}\Omega \quad R_{S_R} = 5\text{ k}\Omega \quad R_D = 5\text{ k}\Omega$$


$$V_{GSQ} = 4\text{V} \quad \text{NMOSFET Parameters: } K_N = 0.25 \frac{\text{mA}}{\text{V}^2} \rightarrow V_{TN} = 2\text{V}$$

$$\Rightarrow g_m = 2 K_N (V_{GSQ} - V_{TN}) = 2 \left( 0.25 \frac{\text{mA}}{\text{V}^2} \right) (4 - 2) = 1 \frac{\text{mA}}{\text{V}}$$

$$A_{v0} = -g_m R_D = -\left( 1 \frac{\text{mA}}{\text{V}} \right) (5\text{ k}\Omega) = \boxed{-5}$$

$$R_{out} = R_D = 5\text{ k}\Omega$$

$$R_{in} = R_G = R_{D1} \parallel R_{D2} = 400\text{ k}\Omega$$



$$A_v = \left( \frac{400}{400+10} \right) \cdot (-5) \cdot \left( \frac{10}{10+5} \right) = \boxed{-3.25}$$

$$A_i = \frac{i_o}{i_s} = \frac{v_o/R_L}{v_s/(R_s+R_{in})} = A_v \cdot \left( \frac{R_s+R_{in}}{R_L} \right) = (-3.25) \left( \frac{410k}{10k} \right) = \boxed{-133.25}$$

$$A_p = \frac{i_o v_o}{i_s v_s} = A_i \cdot A_v = (-3.25)(-133.25) = \boxed{433}$$

Note that the voltage gain of MOSFET amplifier is lower than a BJT amplifier... BUT its input impedance is higher  $\Rightarrow$  higher current gain, resulting in an "A<sub>p</sub>" that is comparable to a BJT amplifier!

## 5. PSPICE Simulation of MOSFET Amplifier

To simulate in PSPICE you need to know that the PSPICE MOSFET models define the conduction parameter as "KP" (process gain), where

$$K_N \triangleq \frac{W}{2L} KP \Rightarrow KP = \frac{2L}{W} K_N$$


Thus, to specify K<sub>N</sub> in PSPICE, you must set three parameters: KP, W, and L.

↑ process gain      ↑ channel width      ↑ channel length

For example, to simulate the above circuit, choose the IRF150, and make  $W=2\mu$ ,  $L=1\mu$ ,  $KP=250\mu$ ,  $V_{TO}=2.0V$

(EVAL Library)      (PSPICE calls  $V_{TN}$  "VTO")


MOSFET  
 19A




Date: November 04, 2003

Page 1

Time: 06:43:27




MOSFET  
 10β



Date: October 29, 2004


Page 1

Time: 08:15:55



## 6. Maximum Symmetrical $V_{ds}$ Output Swing

MOSFET  
(11)



Finding "Transition Point" ( $I_{dT}$ ,  $V_{dsT}$ ) on AC loadline, where MOSFET leaves saturation mode (the amplifying region) and enters ohmic mode.

$$\text{SLOPE AC Loadline} = \frac{-1}{R_d // R_L} = \frac{I_{dQ} - I_{dT}}{V_{dsQ} - V_{dsT}}$$

But (in saturation)  $I_d = K_N (V_{gs} - V_{TN})^2$

$$\Rightarrow V_{gs} = \sqrt{\frac{I_d}{K_N}} + V_{TN} = \sqrt{\frac{I_{dT}}{K_N}} + V_{TN}$$

(Reject solution for  $V_{gs} < V_{TN}$ )

From equation for transition line between ohmic and saturation regions:

$$V_{dsT} = V_{gs} - V_{TN}$$

$$V_{dsT} = \sqrt{\frac{I_{dT}}{K_N}} + V_{TN} - V_{TN} \Rightarrow I_{dT} = K_N V_{dsT}^2$$

$$\therefore \text{Slope of AC Loadline} = \frac{-1}{R_d // R_L} = \frac{I_{dQ} - K_N V_{dsT}^2}{V_{dsQ} - V_{dsT}}$$

In our example,


MOSFET  
12

$$\frac{-1}{5R // 10R} = \frac{1\text{mA} - 0.25 \frac{\text{mA}}{\text{V}^2} (V_{dsT})^2}{(5\text{V} - V_{dsT})}$$

$$\Rightarrow V_{dsT} = -3.818\text{V}, \boxed{2.619\text{V}}$$

→ Omit negative solution!

$$I_{dT} = K_N V_{dsT}^2 = \boxed{1.71\text{mA}}$$




$$\frac{-1}{R_p // R_L} = \frac{-I_{dQ}}{\Delta V_{ds}}$$

$$\frac{-1}{5R // 10R} = \frac{-1\text{mA}}{\Delta V_{ds}} \Rightarrow \Delta V_{ds} = 3.33\text{V} \leftarrow \text{Compare}$$

$$V_{dsQ} - V_{dsT} = 5\text{V} - 2.619\text{V} = 2.38\text{V} \leftarrow \text{Smaller value}$$

$$\therefore \text{Max symmetrical } V_{ds} \text{ Swing} = 2(2.38) = \boxed{4.76\text{V peak-peak}}$$

### 7. NMOSFET COMMON-DRAIN (SOURCE-FOLLOWER) Amplifier



Let us choose to bias the NMOSFET at  $V_{ds} = V_{dd}/2 = 10\text{V}$   
 Also let us choose a bias drain current

$$I_{dQ} = 5\text{mA}$$

Assume  $V_{DD} = 20V$ ,  $V_{TN} = 2V$ ,  $K_N = 0.25 \frac{mA}{V^2}$ ,  $\lambda = 0.01$  MOSFET  
 $\Rightarrow V_M = 100V$

Solution

Assume NMOSFET is saturated (we can check this later.)

$$I_{DQ} = K_N (V_{GSQ} - V_{TN})^2 \Rightarrow$$

$5mA = 0.25 \times 10^{-3} A (V_{GSQ} - 2V)^2$   
 $V_{GSQ} = \cancel{-2.47}, 6.472V$  (reject  $< V_{TN}$ )  
 Note  $V_{DSQ} = 20 - 10 = 10V$   
 $\therefore V_{GSQ} - V_{DSQ} = 6.47 - 10 < 2V \Rightarrow$  Saturated!


KVL:  $V_{GG} = V_{GS} + \frac{V_{DD}}{2}$   
 (desired  $V_{RSR}$ )  
 $\Rightarrow V_{GG} = 6.472V + \frac{20V}{2} = 16.472V$

$$R_{SR} = \frac{V_{DD}/2}{I_D} = \frac{(20V/2)}{5mA} = 2k\Omega$$

Arbitrarily choosing  $R_1 = 1M\Omega$  (some high value)

$$V_{GG} = 16.472V = 20V \left( \frac{R_2}{R_1 + R_2} \right) \Rightarrow R_2 = 4.67M\Omega$$

AC Model



$$g_m = 2K_N (V_{GSQ} - V_{TN}) = 2.23mA/V$$

$$r_o = \frac{V_M}{I_{DQ}} = 20k\Omega$$

(a) Unloaded Voltage Gain ( $R_L \rightarrow \infty$ )  $A_{V_0} \triangleq \frac{v_o}{v_{gg}}$  | MOSFET (14) |  $R_L \rightarrow \infty$

KVL input loop:

$$v_{gg} = v_{gs} + (R_{SR} // r_o) g_m v_{gs}$$

$$\Rightarrow v_{gs} = \frac{v_{gg}}{1 + (R_{SR} // r_o) g_m}$$

KVL output loop:

$$v_o = (R_{SR} // r_o) g_m v_{gs}$$

$$A_{V_0} = \frac{v_o}{v_{gg}} = \frac{(R_{SR} // r_o) g_m}{1 + (R_{SR} // r_o) g_m} = 0.802$$

Note: for  $(R_{SR} // r_o) g_m \gg 1$   $A_{V_0}$  will be slightly less than 1.0

(b) Input Resistance  $R_{in}$


By inspection  $R_{in} = R_1 // R_2 = 823.6 \text{ } \Omega$

(c) Output Resistance  $R_{out}$

$$R_{out} = \frac{v_o}{i_o} \Big|_{v_s(t) = 0}$$

Note that with MOSFET source follower,  $R_{in}$  does NOT depend on  $R_L$  !!

set  $v_s(t) = 0$ , place an ac test source  $v_o(t)$  across output terminals and determine the current " $i_o$ " flowing through this test source. Then  $R_{out} = \frac{v_o}{i_o}$



Note the voltage on the gate wrt ground = 0V, since  $v_s(z) = 0$  and  $i_g = 0$  for a MOSFET. Also note  $R_{SR}$  and  $r_o$  are "in parallel."

MOSFET  
15

KCL:  $i_o = v_o / (R_{SR} // r_o) - g_m v_{gs}$

But  $v_{gs} = V_g - V_s = 0V - v_o = -v_o$


$\therefore i_o = \frac{v_o}{(R_{SR} // r_o)} + g_m v_o \Rightarrow v_o = \frac{(R_{SR} // r_o) i_o}{1 + (R_{SR} // r_o) g_m}$

$R_{out} = \frac{(R_{SR} // r_o)}{1 + (R_{SR} // r_o) g_m} = 358.9 \Omega$

Note that with MOSFET "source follower"  $R_{out}$  does NOT depend on  $R_S$ !!

Note that if  $(R_{SR} // r_o) g_m \gg 1$ , then  $R_{out} \approx \frac{1}{g_m} = 447 \Omega$  (in this case.)

Overall Voltage Gain, Current Gain, Power Gain



$A_V = \frac{v_o}{v_s} = \frac{R_{in}}{R_S + R_{in}} \cdot A_{V_o} \cdot \frac{R_L}{R_L + R_{out}} = 0.676$

$A_i = \frac{i_o}{i_s} = \frac{v_o / R_L}{v_s (R_S + R_{in})} = A_V \left( \frac{R_S + R_{in}}{R_L} \right) = 280.2$



$A_p = \frac{P_o}{P_i} = \frac{i_o \cdot v_o}{i_s \cdot v_s} = A_i \cdot A_V = 189.5$

$(A_p)_{dB} = 10 \log(189.5) = 22.8 \text{ dB}$

power gain in decibels

## 8. PMOSFET

### Structure



Now  $\textcircled{D}$  is pin that is more negative than  $\textcircled{S}$ , which is opposite of NMOSFET

Now the threshold voltage is negative:  $V_{TP} = \begin{cases} -0.8 \\ \text{to} \\ -3V \end{cases}$   
 For  $V_{gs} > V_{TP}$  PMOSFET is cut off ( $I_d = 0$ )

For  $V_{gs} < V_{TP}$  PMOSFET is conducting in either ohmic (non-pinch-off channel) or saturation (pinch-off channel) regions.

For non-pinch-off channel we must require

$$V_{gs} - V_{ds} < V_{TP} \quad (\text{Ohmic Region})$$

where

$$I_d = K_p [2 \cdot [V_{gs} - V_{TP}] V_{ds} - V_{ds}^2]$$

For pinch-off channel,

$$V_{gs} - V_{ds} > V_{TP} \quad (\text{Saturation Region})$$

where


$$I_d = K_p (V_{gs} - V_{TP})^2$$

$$K_p = \frac{\mu_p \epsilon_0 \epsilon_r \left(\frac{W}{L}\right)}{2 t_{ox}} ; \quad \overset{\text{PSPICE}}{\downarrow} \quad \text{"KP"} = \frac{2L}{W} K_p \quad \boxed{\text{MOSFET (17)}}$$

$$V_{Tp} = V_{To} = -2V \quad (\text{For example})$$

Example Given PMOSFET with  $V_{Tp} = -2V$ ,  $K_p = 2 \frac{\text{mA}}{\text{V}^2}$   
And  $V_{gs} = -3V$

(a) IF  $V_{ds} = -0.5V$ , find  $I_d$




$$\text{so } V_{gs} - V_{ds} = (-3V) - (-0.5V) = -2.5V < \overset{-2V}{\downarrow} V_{Tp}$$

$\Rightarrow$  Ohmic

$$I_d = 2 \frac{\text{mA}}{\text{V}^2} \left[ 2 \left[ -3 - (-2V) \right] \left( -0.5V \right) - \left( -0.5 \right)^2 \right]$$

$$I_d = \boxed{1.5 \text{mA}}$$

(b) IF  $V_{ds} = -2V$ , find  $I_d$



$$V_{gs} - V_{ds} = (-3V) - (-2V) = -1V > \overset{-2V}{\downarrow} V_{Tp}$$

$\Rightarrow$  Saturation

$$I_d = 2 \frac{\text{mA}}{\text{V}^2} \left[ V_{gs} - V_{Tp} \right]^2 = \boxed{2 \text{mA}}$$

(c) IF  $V_{ds} = -5V$ , find  $I_d$

$$V_{gs} - V_{ds} = -3 - (-5) = 2V > \overset{-2V}{\downarrow} V_{Tp}$$

$\Rightarrow$  Saturation


$$I_d = 2 \frac{\text{mA}}{\text{V}^2} \left[ V_{gs} - V_{Tp} \right]^2 = \boxed{2 \text{mA}}$$

PMOSFET DC Biasing Find Q-pt

MOSFET

18

Example



$$V_{TP} = -1V$$

$$K_P = 0.25 \frac{mA}{V^2}$$

$$V_g = (V_{DD} - V_{EE}) \left( \frac{R_2}{R_1 + R_2} \right) + V_{EE} = 0.7143V$$

$$V_{gs} = V_g - \underbrace{(V_{DD} - K_P (V_{gs} - V_{TP})^2 R_S)}_{V_S}$$


$$\Rightarrow V_{gs} = \boxed{-3.0387V} \text{ or } 4.3720V \quad (\text{Reject } V_{gs} > V_{TP})$$

$$I_d = K_P (V_{gs} - V_{TP})^2 = \boxed{1.039mA}$$

$$V_D = I_d R_D + V_{EE} = -0.844V$$

$$V_{DS} = V_D - V_S$$

$$V_{DS} = -0.844 - (V_{DD} - K_P (V_{gs} - V_{TP})^2 R_S) = \boxed{-4.59V}$$




$$g_m = \left| 2 K_P (V_{gsQ} - V_{TP}) \right|$$

$$= 1.019 mA/V$$




9. CMOS Logic

(a) CMOS Inverter



(b) VTC



Assume PMOSFET  $M_p$  has  $V_{TP} = -1.5V$ ,  $M_n$  has  $V_{TN} = +1.5V$   
Then


(i) For  $V_{in} = 0V$ ,  $V_{GS}(M_p) = -5V < V_{TP} \Rightarrow M_p$  ON  
 (Logic Low)  $V_{GS}(M_n) = +0V < V_{TN} \Rightarrow M_n$  OFF }  $V_o = +5V$  (Logic High)

(ii) For  $V_{in} = 5V$ ,  $V_{GS}(M_p) = 0V > V_{TP} \Rightarrow M_p$  OFF  
 (Logic High)  $V_{GS}(M_n) = 5V > V_{TN} \Rightarrow M_n$  ON }  $V_o = 0V$  (Logic Low)

(iii) For  $1.5 < V_{in} < 3.5V$   $V_{GS}(M_p) < V_{TP} \Rightarrow M_p$  ON  
 "Forbidden" input voltage range  $V_{GS}(M_n) > V_{TN} \Rightarrow M_n$  ON }  $V_o$  in Transition between Logic levels

# CMOS Inverter Voltage Transfer Curve SPICE (DC-Sweep) simulation

MOSFET  
21




## (b) CMOS Average DC Power Consumption

MOSFET  
22

Since the PMOSFET is off during logic 0 input and the NMOSFET is off during logic 1 input. The dc power consumption of a CMOS gate that is driving a constant logic level is  $\approx 0$ !

However, as the CMOS gate switches the output from 0V  $\rightarrow$  V<sub>dd</sub> (=5V), the capacitance at the output of the gate must be charged by current flowing through the V<sub>dd</sub> dc power supply. Since  $C \hat{=} \frac{Q}{V}$ , the charge supplied each switching cycle must be  $Q = C_L \cdot V_{dd}$



(where "f" is the gate's average switching frequency)


Thus  $Q = CV$  coulombs flow from the V<sub>dd</sub> power source every "T" (= 1/f) seconds and thus

$$I_{DD,avg} = \frac{Q}{\Delta T} = \frac{CV}{T} = fCV$$


The average dc power "consumed" by the CMOS gate is  $P_{Avg} = V_{dd} \cdot I_{DD,avg} = f C_L V_{dd}^2$  ← Thus avg dc power consumption  $\propto f^2$

(C) CMOS NAND & NOR Gates

(diodes and input resistors form an "electrostatic discharge" (ESD) protection circuit that "clips" the input voltages to the range of  $(V_{DD} + 0.7V)$  to  $(0 - 0.7V)$ , thereby protecting the MOSFETs in the event that electrostatic charge is allowed to build up on either input.)

CMOS NOR Gate


A	B	$V_O$
0	0	1
0	1	0
1	0	0
1	1	0

CMOS NAND Gate

A	B	$V_O$
0	0	1
0	1	1
1	0	1
1	1	0

(d) Buffered CMOS NOR Gate  
(74HC02)

MOSFET  
24



Note:  
 $C_1 < C_2 < C_{Lext}$

$\left(\frac{W}{L} \text{ Small}\right) \Rightarrow \text{Small } K_N, K_P$      
  $\left(\frac{W}{L} \text{ inter-mediate}\right) \Rightarrow \text{intermed } K_N, K_P$      
  $\left(\frac{W}{L} \text{ Large}\right) \Rightarrow \text{Large } K_N, K_P$

$L$  is usually fixed and  $W$  is varied in a VLSI design. Buffering circuits are typically applied to VLSI IC output pins to allow a relatively large <sup>external</sup> parasitic (unwanted) load capacitance ( $C_{Lext}$ ) to be driven rapidly high or low. The internal NOR gate is made with very small MOSFETs with small " $W$ ", so " $C_{L1}$ " for that small NOR gate is small and the gate is fast, but  $K_N = K_P \propto \frac{W}{L}$  so the MOSFET conduction parameters are also small. To drive the large  $C_{Lext}$ , we pass through to CMOS inverters with increasing  $W/L$  ratios that build up  $K_N$  and  $K_P$ , permitting  $C_{Lext}$  to be switched



fast!

10.


NMOS and CMOS Analog Switches  
"Transmission Gates" (TG)

MOSFET  
 (25)


NMOS TG



CMOS TG



(d) CMOS TG Symbols




Consider the NMOS TG. Note that as the analog input  $V_{in}(t)$  varies over the range of  $0V \rightarrow 5V$ , as it approaches  $V_c = 5V$ , its "ON" resistance  $(R_{ON})_n$  increases to an unusable level. However the CMOS TG has  $(R_{ON})_p$  and  $(R_{ON})_n$  in parallel, so its ON resistance remains low over the entire input range !!


# CMOS TG Applications

MOSFET  
2G


(a) Analog Multiplexer/Demultiplexer




(b) Sample/Hold CKt



(c) Efficient design of XOR via TGs





A	B	Y
L	L	L (=B)
L	H	H (=B)
H	L	H (=B)
H	H	L (=B)





A	B	Y
L	L	H (=B)
L	H	L (=B)
H	L	L (=B)
H	H	H (=B)

(d) Transparent D Latch



while Gate High,  $Q = D$   
 when Gate falls,  
 $Q$  holds value on  
 $D$  when Gate fell.

(e) Falling Edge D Flip-Flop



Negative-Edge-Triggered D-Type Flip-Flops

$Q$  changes to  
 current  
 value of  $D$  only  
 when CLK falls.



(F) 11.

# Electrical Symbol and Cross-sectional View of Power Vertical MOSFET (VMOS) Device

MOSFET

28

We have several of these in our instrument room (IR540)



Switching Application :

