




ECE250 Homework Assignment #3

1. Consider the analog diode switching circuit shown below. Assume the diode has reverse-saturation current $I_s = 10^{-10}$ A, emission coefficient $n = 2$, and internal (bulk) resistance $r_b = 0$, and thermal voltage $V_t = kT/q = 26$ mV.




- Working as outlined in the course notes, draw the DC model of this circuit, and use Thevenin reduction to reduce the dc model to a single loop. Assume $V_c = +2$ V. Use the ideal diode equation to find the quiescent diode voltage and current, V_{dQ} and I_{dQ} . (Answer: 0.678 V, 46.06 μ A)
 - Calculate the diode's "ac resistance", r_d . (Answer: 1129 Ω)
 - Draw the ac model of the circuit. Use Thevenin reduction to reduce to a single loop. Calculate the ac (small signal) voltage gain of the circuit, $A_v = v_o(t) / v_i(t)$ when $V_c = +2$ V. (Answer: 0.172)
 - What is the ac voltage gain of the circuit when $V_c = -2$ V? Explain.
2. Consider the half-wave diode rectifier and the full-wave diode rectifier circuits shown below.



- Assume that all diodes have a forward voltage drop of 0.7 V. Find the peak-to-peak voltage variation of $v_{L1}(t)$, which is often called the "ripple voltage" V_{r1} . Also find the peak-to-peak voltage variation of $v_{L2}(t)$, which is often called the "ripple voltage" V_{r2} . (Answers: 0.562 V, 0.280 V --- your answers may vary by a few percent, depending upon the method you used.)
- What value of C is needed to reduce the ripple voltage to 0.20 V in each circuit above? (Answers: 2815 μ F, 1402 μ F --- your answers may vary by a few percent, depending upon the method you used.)
- What is the ripple voltage frequency for each of the circuits above? Briefly explain your reasoning. (Answers: 60 Hz, 120 Hz)
- What peak reverse voltage must be withstood by diode D1? (This is called the PIV rating of the diode.) By diode DB? (Answers: 338.7 V, 169 V)

3. Carefully trace the tunnel diode's nonlinear I-V curve onto your homework paper, and then draw a load line over this curve.


Use the graphical "load line" technique to find all possible solutions for V_d in the circuit below for the tunnel diode whose I-V curve is shown below with " I_d " on the vertical and V_d on the horizontal axis. Note that a tunnel diode is a very special form of diode that breaks down at lower voltages due to a quantum mechanical tunnelling effect.




(Answ. $\approx 0.06V, 0.2V, 0.42V$)

4. Carefully trace the Zener diode I-V curve shown below onto your homework paper, and draw the load lines for the voltage regulator circuit that is also shown below for each of the 4 cases indicated below. Then graphically determine the diode current (I_z) and the diode voltage (V) for each case. For which of these cases is the voltage regulator circuit pulled "farthest out of regulation"?

- A. $R_L = 4\text{ k}\Omega$ $V_{in} = 10\text{ V}$ B. $R_L = 4\text{ k}\Omega$ $V_{in} = 15\text{ V}$
 C. $R_L = 2\text{ k}\Omega$ $V_{in} = 15\text{ V}$ D. $R_L = 1\text{ k}\Omega$ $V_{in} = 10\text{ V}$



5. For $v_1(t) = 10\sin(t)$ V., $R = 1 \text{ k}\Omega$, and $V = 4$ V., (A) sketch $v_2(t)$ for each of the circuits below. (B) Draw the voltage transfer curve (VTC) corresponding to each of the circuits below (v_2 vs. v_1) Assume the piecewise-linear diode model with $V_\gamma = 0.7$ V and $R_b = 0 \Omega$. Let $-10 \text{ V} < v_1 < 10 \text{ V}$ in your VTC plots.




Partial answers for Part (B):

Circuit (a) : While $v_1 < 4.7 \text{ V} \Rightarrow v_2 = 4 \text{ V}$ (D off); while $v_1 > 4.7 \text{ V}$, $v_2 = v_1 - 0.7 \text{ V}$ (D on)

Circuit (b): While $v_1 < 4.7 \text{ V}$, $v_2 = v_1$ (D off); while $v_1 > 4.7 \text{ V}$, $v_2 = 4.7 \text{ V}$ (D on)

Circuit (c): While $v_1 < 3.3 \text{ V}$, $v_2 = v_1 + 0.7 \text{ V}$ (D on); while $v_1 > 3.3 \text{ V}$, $v_2 = 4 \text{ V}$ (D off)

6. A. For the two circuits shown below, find expressions for the *steady-state* output voltage, $v_o(t)$, if each of the diodes has a forward voltage drop of $V_\gamma = 0.7$ V, and the source voltage is $v_1(t) = 10\sin(t)$ V.



Because the RC time constant must be considerably greater than the source period (2π seconds), let $C = 1000 \mu\text{F}$ and $R = 1 \text{ M}\Omega$.

(Answers: Circuit (a) $v_o = 10\sin(t) + 9.3 \text{ V}$; Circuit (b) $v_o(t) = 10\sin(t) + 4.3 \text{ V}$)

B. Now flip the diode around in each of the circuits shown above, keeping everything else the same. Repeat Part (A).

(Answers: Circuit (a) $v_o = 10\sin(t) - 9.3$ V; Circuit (b) $v_o(t) = 10\sin(t) - 14.3$ V)

7. Perform a PSPICE simulation of diode clamper Circuit (b) for both Part A and Part B of Problem 6. Use D1N4148 diodes (found in the PSPICE "EVAL" library) and VSIN sources in your simulation. CAVEAT: Remember that in PSPICE, a component value of " $1M$ " = 10^{-3} , and a resistor value of " $1MEG$ " = 10^6 ! For each of the two simulations, please include the PSPICE schematic diagram and also the corresponding PSPICE-generated "PROBE" plot of $v_o(t)$ and $v_i(t)$ on the same set of axes for each of these circuits. Show 3 – 4 cycles of $v_o(t)$, since it takes a while for the output to reach steady state. Be sure to mark and label the steady-state maximum and minimum values on these plots, using the "cursor", "max", "min", and "mark" icon buttons that appear at the top of the PROBE plot screen toolbar in PSPICE. Comment on the degree of similarity between these simulations and the predicted results from Problem 6 (the simulated results should match quite closely!)