


PROB 1

GIVEN



A type of CMOS AND-OR-INVERT gate

FIND Function table & logic diagram using AND, OR gates & inverters

SOLN


* Function table

Transistor states ("-" = OFF, "1" = ON)


A	B	C	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Z
L	L	L	L	-	1	-	-	-	-	-	1	H
L	L	L	H	-	1	-	-	1	-	-	-	L
L	L	H	L	-	1	-	-	-	-	-	1	L
L	L	H	H	-	1	-	-	-	-	-	1	L
L	H	L	L	-	1	1	-	-	-	-	-	H
L	H	L	H	-	1	1	-	1	-	-	-	L
L	H	H	L	-	1	1	-	-	-	-	1	L
L	H	H	H	-	1	1	-	-	-	-	1	L
H	L	L	L	1	-	-	-	-	1	-	-	H
H	L	L	H	1	-	-	-	1	-	-	-	L
H	L	H	L	1	-	-	-	-	-	-	1	L
H	L	H	H	1	-	-	-	-	-	-	1	L
H	H	L	L	1	-	1	-	-	-	-	-	L
H	H	L	H	1	-	1	-	-	-	-	-	L
H	H	H	L	1	-	1	-	-	-	-	1	L
H	H	H	H	1	-	1	-	-	-	-	1	L

H ← Q2, Q6 & Q8 ON ⇒ pull Z to Vcc
 L ← Q5 ON pulls Z low
 L } Q7 ON pulls Z low
 H ← Q2, Q6 & Q8 ON ⇒ pull Z to Vcc
 L ← Q5 ON pulls Z low
 L } Q7 ON pulls Z low
 H ← Q4, Q6 & Q8 ON pull Z high
 L } Q7 ON pull Z low
 L } Q1 & Q3 ON ⇒ pull Z to ground

* Logic diagram: plot K-map for \bar{Z} (since looking for inversion at last part)




$$\bar{Z} = AB + C + D$$



PROB 2

GIVEN



A type of CMOS OR-AND-INVERT gate

FIND Function table & logic diagram using AND, OR gates & inverters

SOLN


* Function table

transistor states (" " = OFF, "." = ON)

A	B	C	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Z
L	L	L	L	H
L	L	L	H	H
L	L	H	L	X	.	.	H
L	L	H	H	X	.	.	H
L	H	L	L	H
L	H	L	H	H
L	H	H	L	H
L	H	H	H	L
H	L	L	L	H
H	L	L	H	H
H	L	H	L	H
H	L	H	H	L
H	H	L	L	H
H	H	L	H	H
H	H	H	L	H
H	H	H	H	L

← Q8 ON pulls Z high
 ← Q6 ON pull Z high
 ← Q2, Q4 ON pull Z high
 ← Q3, Q5, Q7 ON pull Z low
 ← Q1, Q5, Q7 ON pull Z low


* Logic diagram : Plot K-map of Z:




$$Z = \bar{A}\bar{B} + \bar{C} + D$$

$$\bar{Z} = \overline{\bar{A}\bar{B} + \bar{C} + D}$$

$$= (A+B)(C)(D)$$



GIVEN



FIND

(a) F & G as a function of A & B (use function table)

(b) Draw the circuit symbol of the gate

SOLN

(a) * Number the transistors as shown above

* Function table:

Inputs		transistor states								outputs	
A	B	①	②	③	④	⑤	⑥	⑦	⑧	F	G
L	L	ON	OFF	ON	OFF	ON	OFF	OFF	ON	H	L
L	H	OFF	ON	OFF	OFF	ON	OFF	ON	OFF	L	H
H	L	OFF	ON	ON	ON	OFF	ON	OFF	ON	L	H
H	H	ON	OFF	OFF	ON	OFF	ON	ON	OFF	H	L

← ⑤ & ⑧ ON pulls G low
 ← ③ & ⑦ ON pulls F low
 ← ⑥ & ⑧ ON pulls F low
 ← ④ & ⑦ ON pulls G low
 G low pulls F high
 F low pulls G high

NOTE: Transistors ③ through ⑧ cause primary action on output, & secondary action on transistors ① & ②.

(b)



(combination of EXOR & EXNOR gate)



PROB 4

GIVEN Specifications for a particular logic family :

$$V_{OLmax} = \text{ground} + 10\% \text{ of } V_{CC}$$

$$V_{ILmax} = 35\% \text{ of } V_{CC}$$


$$V_{IHmin} = 80\% \text{ of } V_{CC}$$

$$V_{OHmin} = V_{CC} - 5\% \text{ of } V_{CC}$$

FIND

- (a) Low-state DC noise margin
- (b) HIGH-state " " " "
- (c) Overall noise margin

SOLN



(c) Overall noise margin = minimum of HIGH-state & Low-state margins = 0.15 Vcc



GIVEN Data sheet of Wakerly Table 3-3

FIND Worst-case LOW-state & HIGH-state DC noise margins of the 74HC00.
State any assumptions!

SOLN

* "Worst-case" implies that you use data sheet values that give pessimistic margins (i.e., low numbers) rather than optimistic margins (high numbers).

* Noise margins are defined as follows:

$$\text{LOW-state: } V_{IL\max} - V_{OL\max}$$

$$\text{HIGH-state: } V_{OH\min} - V_{IH\min}$$

* From Table 3-3:

$$V_{IL\max} = 1.35V, \quad V_{IH\min} = 3.15V$$

$$V_{OL\max} = 0.33V \leftarrow \quad V_{OH\min} = 3.84V \leftarrow$$

this is
for max I_{OL}
current of 4mA

this is for
max I_{OH} of -4mA

* DC margins are then:

$$\text{LOW-state: } 1.35 - 0.33 = 1.02V$$

$$\text{HIGH-state: } 3.84 - 3.15 = 0.69V$$

PROB 6

GIVEN Three resistive loads:


- (b) $R = 330\Omega$ to GND & 270Ω to V_{CC}
- (c) 100Ω to V_{CC}
- (f) 75Ω to V_{CC} & 150Ω to GND

FIND Determine whether the output drive current specifications of the 74HC00 over the commercial operating range are exceeded. Use Table 3-3, $V_{OHmin} = 3.84V$ & $V_{CC} = 5.0V$.

↑ note corrected value from "Errata" sheet !!


SOLN

(b)



at $V_O = V_{OLmax} = 0.33V$ (from Table 3-3), the gate needs to sink $\frac{2.75 - 0.33}{149} = 16.2mA$ (this is greater than 4mA) \Rightarrow **exceeds drive current**


(c)



Worst case current is when output is LOW:

Sinking current is $\frac{5.0 - 0.33}{100} = 46.7mA$ **exceeds drive current**

(f)



Worst case current is when output is LOW:

Sinking current is $\frac{3.33}{50} = 60mA$ **exceeds drive current**

22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS

