vti_encoding:SR|utf8-nl vti_timelastmodified:TR|04 Oct 2002 17:20:40 -0000 vti_extenderversion:SR|5.0.2.4330 vti_backlinkinfo:VX|schedule.htm resources.htm vti_author:SR|DOERING-1\\doering vti_modifiedby:SR|HUDSON-1\\hudson vti_timecreated:TR|15 Oct 2001 12:59:00 -0000 vti_title:SR|Gradual Introduction to Verilog -- Sequential vti_lineageid:SR|{901B5E4E-6BC1-4C9F-ABE9-E5EF87C85FE7} vti_cacheddtm:TX|04 Oct 2002 17:20:40 -0000 vti_filesize:IR|59215 vti_cachedtitle:SR|Gradual Introduction to Verilog -- Sequential vti_cachedbodystyle:SR| vti_cachedlinkinfo:VX|H|Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/filelist.xml H|Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/editdata.mso H|Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/oledata.mso X|Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/image001.wmz S|Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/image002.gif vti_cachedsvcrellinks:VX|FHUS|files/documents/Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/filelist.xml NHUS|files/documents/Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/editdata.mso FHUS|files/documents/Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/oledata.mso FXUS|files/documents/Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/image001.wmz FSUS|files/documents/Gradual\\ Introduction\\ to\\ Verilog\\ --\\ Sequential_files/image002.gif vti_cachedneedsrewrite:BR|false vti_cachedhasbots:BR|false vti_cachedhastheme:BR|false vti_cachedhasborder:BR|false vti_metatags:VR|HTTP-EQUIV=Content-Type text/html;\\ charset=windows-1252 ProgId Word.Document Generator Microsoft\\ Word\\ 10 Originator Microsoft\\ Word\\ 10 vti_charset:SR|windows-1252 vti_originator:SR|Microsoft Word 10 vti_progid:SR|Word.Document vti_generator:SR|Microsoft Word 10 vti_thicketdir:SW|files/documents/Gradual Introduction to Verilog -- Sequential_files