vti_encoding:SR|utf8-nl vti_timelastmodified:TR|15 Oct 2001 12:58:54 -0000 vti_extenderversion:SR|5.0.2.4330 vti_backlinkinfo:VX|schedule.htm resources.htm vti_author:SR|DOERING-1\\doering vti_modifiedby:SR|DOERING-1\\doering vti_timecreated:TR|15 Oct 2001 12:58:54 -0000 vti_cacheddtm:TX|15 Oct 2001 12:58:54 -0000 vti_filesize:IR|67946 vti_cachedtitle:SR|Gradual Introduction to Verilog -- Combinational vti_cachedbodystyle:SR| vti_cachedlinkinfo:VX|H|./verilog_intro_combinational_files/filelist.xml vti_cachedsvcrellinks:VX|NHUS|files/documents/verilog_intro_combinational_files/filelist.xml vti_cachedneedsrewrite:BR|false vti_cachedhasbots:BR|false vti_cachedhastheme:BR|false vti_cachedhasborder:BR|false vti_metatags:VR|HTTP-EQUIV=Content-Type text/html;\\ charset=windows-1252 ProgId Word.Document GENERATOR MSHTML\\ 5.50.4522.1800 Originator Microsoft\\ Word\\ 9 vti_charset:SR|windows-1252 vti_originator:SR|Microsoft Word 9 vti_progid:SR|Word.Document vti_generator:SR|MSHTML 5.50.4522.1800 vti_title:SR|Gradual Introduction to Verilog -- Combinational vti_lineageid:SR|{F267D8C7-2585-4FAA-9CF4-B4994AC7891A}