 |
Verilog Module Builder (vmb) -- An improved version of Verilog Template
Maker, this stand-alone application serves as a user-friendly front-end to
generate a synthesizable module its companion testbench module in the same
Verilog .v file.
Installation instructions for vmb. |
|
Verilog System Builder (vsb) -- Creates a combined controller (finite
state machine) and datapath unit.
Installation instructions for vsb.
Examples. |
|
Verilog Template Maker:
|
|
UCF Generators for Nexys-2 Board
|
|
UCF Generators
for Nexys Board
|
|
UCF Generators for Spartan-3 Board:
|
|
UCF Generator for Basys Board |
|
UCF Generators for D2E System Board and
Peripherals:
|
|
UCF Generators for D2SB System Board and
Peripherals:
|
|
UCF Generators for XUPV2P Board and Peripherals:
|
|
'symgen' symbol generator for Xilinx schematics-based designs
(right-click on the link and choose "Save Target As") -- This zip file
contains a console application that creates Xilinx symbols and associated
Verilog modules for registers, MUXes, and operators. With these symbols you
can create schematic-based designs that can be simulated in Cadence
NC-Simulator and synthesized in Xilinx ISE. See the print documentation in
the zip file for details, and also see the
video tutorials to learn how to use the application. |
.