## CSSE 232 – Computer Architecture I Rose-Hulman Institute of Technology Computer Science and Software Engineering Department

Quiz 3 - 20 minutes

Name:	Castion, 1	2	9	1
Name:	Section: 1		3	4

This quiz is **closed book**. You are allowed to use the reference card from the book (attached at the back of this quiz) and one 8.5"  $\times$  11" single sided page of hand written notes. You may not use a computer, phone, etc. during the examination.

Write all answers on these pages. Be sure to **show all work** and document your code. Do not use instructions that we have not covered (e.g. no **mul** or **div** but you can use instructions like **slli**, **srl**, **xori**, etc).

RISC-V code is judged both by its correctness and its efficiency. Unless otherwise stated, you may not use RISC-V pseudoinstructions when writing RISC-V code.

Question	Points	Score
Problem 1	10	
Total:	10	

Fall 2024-2025	initials:	CSSE 232
datapath we've creathat would implement	sked with adding some new instruction ted in class. For each of the following that the instruction described. The rovided on the next page for your reference.	ng instructions, write the RTL
This R-format register (rs1) a register x10 in	instruction reverses the order of the nd puts the result into a destination itially contains 0x1234ABCD. After ki0xABCD1234. Write the RTL below:	register. For example, assume
This I-format is only if the operation of the operation of the operation of the stack part of the stac	crn (Pop if Check Register Nonzero): nstruction pops a value off the stack berand register (rs1) is not equal to ze assume x10 initially contains the va x10", register x11 will contain what beinter will have moved to deallocate the stack pointer is register number 2; helevy	t into a destination register rd ero.  alue 0x0232. After executing tever was on top of the stack, that top element.
Write the RTL	below:	

Oct 18, 2024 page 1 of 2

Fall 2024-2025 initials: \_\_\_\_ CSSE 232

## Single-Cycle RISC-V RTL

## add newPC = PC+4 PC = newPC inst = Mem[PC] a = Reg[inst[19:15]]

$$b = \text{Reg}[\text{inst}[24:20]]$$

$$\text{result} = a + b$$

$$\text{Reg}[\text{inst}[11:7]] = \text{result}$$

## 

newPC = PC+4 PC = newPC inst = Mem[PC] a = Reg[inst[19:15]] imm = SE(inst[31:20]) result = a + imm memOut = Mem[result] Reg[inst[11:7]] = memOut

lw

 $\begin{array}{c} \text{sw} \\ \text{newPC} = \text{PC} + 4 \\ \text{PC} = \text{newPC} \\ \text{inst} = \text{Mem}[\text{PC}] \\ \text{a} = \text{Reg}[\text{inst}[19:15]] \\ \text{b} = \text{Reg}[\text{inst}[24:20]] \\ \text{imm} = \text{SE}(\{\text{inst}[31:25], \, \text{inst}[11:7]\}) \\ \text{result} = \text{a} + \text{imm} \\ \text{Mem}[\text{result}] = \text{b} \\ \end{array}$ 

```
\begin{array}{c} \text{beq} \\ \text{newPC} = \text{PC+4} \\ \text{inst} = \text{Mem[PC]} \\ \text{a} = \text{Reg[inst[19:15]]} \\ \text{b} = \text{Reg[inst[24:20]]} \\ \text{imm} = \text{SE}(\{\text{inst[31], inst[7], inst[30:25], inst[11:8]}\}) <<1 \\ \text{target} = \text{PC} + \text{imm} \\ \text{if( a == b ): } \quad \text{PC} = \text{target} \\ \text{else: } \quad \text{PC} = \text{newPC} \end{array}
```

Oct 18, 2024 page 2 of 2