

CSSE232

Computer Architecture I

Pipelining

Summary of Instruction Execution

- sae \$t0, \$t1(\$t2)
- sll \$at, \$t1, 2
- add \$at, \$at, \$t2
- sw \$t0, 0(\$at)

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	IR = Memory[PC] PC = PC + 4			
Instruction decode/register fetch	A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)			
Execution, address computation, branch/ jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ==B) then PC = ALUOut	PC = PC [31-28] (IR[25-0]<<2)
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B		
Memory read completion		Load: Reg[IR[20-16]] = MDR		

Outline

- Review of multicycle datapath and control
- Pipelining
- Pipeline control

Differences between single-cycle, multi-cycle, and pipelining

- Components
 - Memory, adders, extra registers
- Control
 - Fixed vs Finite state
- Performance
 - Cycles


Activity

- You have a date at 9:45pm. Its 6:00pm and you've just realized that you have no clean clothes. You have 4 loads of laundry. The laundry process includes 4 steps:

- Wash
- Dry
- Fold
- Put away

Assume each step takes 30 mins. Describe a process for completing the laundry by 9:45pm.

Pipelining Analogy



- Four loads:

- Sequential: 8 hrs

- Pipeline: 3.5 hrs


- Speedup
= $8/3.5 = 2.3$

- Pipelined laundry: overlapping execution
 - Parallelism improves performance


Multicycle Approach

- Note particularities of multicycle vs. single-diagrams

- single memory for data and instructions
- single ALU, no extra adders
- extra registers to hold data between clock cycles



Single-cycle datapath



Multicycle datapath (high-level view)

Summary of Instruction Execution


Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR = \text{Memory}[PC]$ $PC = PC + 4$			
Instruction decode/register fetch	$A = \text{Reg}[IR[25-21]]$ $B = \text{Reg}[IR[20-16]]$ $ALUOut = PC + (\text{sign-extend}(IR[15-0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend}(IR[15-0])$	if $(A == B)$ then $PC = ALUOut$	$PC = PC[31-28] \parallel (IR[25-0] \ll 2)$
Memory access or R-type completion	$\text{Reg}[IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] = B$		
Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		

MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

Single cycle + stages

- IF, ID, EX, MEM, WB




Summary of Instruction Execution


Step	Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
1: IF	Instruction fetch	$IR = \text{Memory}[PC]$ $PC = PC + 4$			
2: ID	Instruction decode/register fetch	$A = \text{Reg} [IR[25-21]]$ $B = \text{Reg} [IR[20-16]]$ $ALUOut = PC + (\text{sign-extend} (IR[15-0]) \ll 2)$			
3: EX	Execution, address computation, branch/ jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend} (IR[15-0])$	if $(A == B)$ then $PC = ALUOut$	$PC = PC [31-28] \parallel (IR[25-0] \ll 2)$
4: MEM	Memory access or R-type completion	$\text{Reg} [IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory} [ALUOut] = B$		
5: WB	Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		

Single cycle + stages


- Where should the stages go?



MIPS Pipelined Datapath





Pipeline registers




- Need registers between stages
 - To hold information produced in previous cycle

IF for Load, Store, ...




ID for Load, Store, ...


lw
Instruction decode



EX for Load




MEM for Load




WB for Load

lw
Write back




Corrected Datapath for Load




The first of many adjustments needed

EX for Store




MEM for Store




WB for Store

SW
Write-back




Multi-Cycle Pipeline Diagram

- Form showing resource usage



Multi-Cycle Pipeline Diagram


- Traditional form




Single-Cycle Pipeline Diagram

- State of pipeline in a given cycle

add \$14, \$5, \$6	lw \$13, 24 (\$1)	add \$12, \$3, \$4	sub \$11, \$2, \$3	lw \$10, 20(\$1)
Instruction fetch	Instruction decode	Execution	Memory	Write-back




Pipelined Control (Simplified)




Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation



Pipelined Control



Outline

- Review of multicycle datapath and control
- Pipelining
- Pipeline control